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Single-phase dc-to-ac converters generate power on the ac side that pulsates at twice the grid
frequency. Inherently, the pulsating power is transferred from the ac side to the dc side and
generates second-order harmonic currents that flow through the dc bus, also referred to as the
ripple current. This occurs when power flows either from the ac side to the dc side or when
power flows from the dc side to the ac side. In this thesis, we assume power flow from the dc
side to the ac side.
Suppose a battery powers a single-phase dc-to-ac converter that is connected to either
the grid or a load. The generated ripple current will unavoidably flow through the battery.
Although ideally the current flowing through a battery should be constant, that is nearly
impossible. Generally, the ripple current passing through the battery should be limited to
10 % of the nominal battery current.
Usually, a dc-link capacitor is used to reduce the ripple current, and aluminium electrolytic
capacitors are often used due to their availability in large capacitance values. However, they
have a short lifespan and bulk size, which leads to reliability issues. This creates a trade-off
between reducing either the ripple current or the capacitance requirements.
The concept of using an energy storage circuit for ripple energy compensation and, at the
same time, reducing the capacitance requirements has been proposed. However, a control
problem is formulated when using this method of ripple energy compensation. The ripple
current needs to be diverted away from the battery to the energy storage circuit. In previous
years, classical control strategies were used to address the control problem. Nonetheless, the
closed-loop performance of these controllers still presents challenges.
The main contribution of this thesis is on using model predictive control to compensate
for ripple energy, with a dc-to-dc boost converter as an energy storage circuit. Since model
predictive control has only recently been adopted in power electronics, it still bears a stigma
that longer prediction horizons do not offer performance benefits. In this thesis, the imple-
mentation of long-horizon direct model predictive control for a boost converter is given in
great detail. By using the branch-and-bound technique and the move blocking strategy, the
optimization problem is solved efficiently, enabling practical considerations.
Through simulations, the efficacy of the control strategy is verified. For horizons less
than three, the system did not reach steady-state operation, validating the need for longer
prediction horizons. It is shown that, for a prediction horizon of ten, the ripple current is
reduced to 2.4 % and 2.8 % of the nominal battery current, for a grid-connected system and a
stand-alone system, respectively. At the same time, the capacitance requirements are reduced
by over 95 % for both systems.
The controller is implemented within a field-programmable gate array, and through a
hardware-in-the-loop simulation of a stand-alone system, the practical feasibility of the con-
troller is verified. It is shown that the ripple current is reduced to roughly 3.2 % of the nominal




Enkelfase DS-na-WS omsetters genereer drywing aan die WS kant wat puls teen twee maal
die kragnetwerk se frekwensie. Die pulserende drywing word inherent oorgedra vanaf die
WS kant van die omsetter na die DS kant. Hierdie proses genereer tweede-orde harmonieke
strome, bekend as die rimpelstroom, wat vloei deur die DS bus. Dit vind plaas wanneer die
drywing vloei vanaf die WS-na-DS kant of andersom.
Gestel dat ‘n battery ‘n enkelfase DS-na-WS omsetter aandryf wat gekoppel is aan óf die
kragnetwerk óf ‘n las. Die rimpelstroom wat gegenereer word sal onvermydelik deur die
battery vloei. Alhoewel die stroom wat deur ‘n battery vloei konstant behoort te wees, is
dit byna onmoontlik in praktyk. Die rimpelstroom wat deur die battery vloei moet tipies
beperk word tot 10 % van die nominale batterystroom.
Normaalweg sal ‘n DS-skakel kapasitor gebruik word om die rimpelstroom te beperk.
Aluminium elektrolietese kapasitore word dikwels vir hierdie toepassing gebruik aangesien
dit beskikbaar is in hoë kapasitansie waardes. Hierdie kapasitore het egter ‘n kort lewensduur
en ‘n ongemaklike grootte wat lei tot onbetroubaarheid. Die gevolg is ‘n kompromie tussen
die vermindering van die rimpelstroom en die kapasitansievereistes.
Die konsep van ‘n energie-bergende stroombaan word voorgestel wat rimpel-energie kan
onderdruk sowel as die kapasitansie vereisters verminder. Daar word egter ‘n beheer-probleem
geskepmet so ‘n voorstel van rimpel-energie onderdrukking. Die rimpelstroommoetweggelei
word vanaf die battery na die energie-bergende stroombaan. Voorheen was klassieke be-
heertegnieke gebruik om hierdie beheer-probleem aan te spreek. Die geslotelus optrede van
hierdie beheerstelsels bied egter steeds uitdagings.
Die hoof bydrae van hierdie tesis is om voorspellende beheer te gebruik om te kompenseer
vir die rimpel-energie, terwyl ‘n DS-na-DS opkapper gebruik word as die energie-bergende
stroombaan. Aangesien voorspellende beheer eers onlangs aangepas is vir elektronika, dra dit
steeds die stigma dat langer horisonne nie ‘n beduidende voordeel bied vir die uittree-optrede
nie. In hierdie tesis word die implentering van ‘n lang-horison voorspellende beheerder in
detail weergegee. Deur gebruik te maak van die tak-en-gebonde tegniek sowel as die beweeg-
bokkeerstrategie, kan die optimeringsprobleem doeltreffend opgelos word. Dit lei tot die
oorweging van praktiese implenterings.
Die doeltreffendheid van die beheerstrategie word bevestig deur simulasies. Vir horisonne
korter as drie het die stelsel nie bestendigdetoestand werking bereik nie, wat die vereiste van
langer horisonne aandui. Dit word gewys dat die rimpelstroom verminder word vir die nom-
inale batterystroom vir ‘n horison van tien tot 2.4 % vir ‘n kragnetwerk-gekoppelde stelsel en
tot 2.8 % vir ‘n alleenstaande stelsel. Op dieselfde tyd word die kapasitansie vereistes vermin-
der tot 95 % vir beide stelsels.
Die beheerder word geïmplementeer op ‘n veld-programmeerbare hekskikking (FPGA).
Die praktiese uitvoerbaarheid van die beheerder word bevestig deur middel van ‘n hardeware-
in-die-lus simulasie van die alleenstaande stelsel. Dit word gewys dat die rimpelstroom vermin-
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In the past decades, electricity was generated mostly from conventional energy sources such
as fossil fuels. Owing to the environmental and geopolitical concerns of conventional energy
sources, their use has continued to decline in recent years. Renewable energy resources, on
the other hand, are becoming the preferred option for electricity generation for both grid-
connected and stand-alone systems since they minimize the threat of global warming, climate
change, and pollution to the environment. In particular, wind and solar power have become
the most significant renewable energy resources with a high annual growth rate in wind tur-
bine and photovoltaic (PV) array installations.
Despite the advantages of renewable energy sources, they cannot continuously supply a
base-load due to their intermittent nature. Therefore, to address this issue, energy storage
systems can be introduced to partially decouple energy generation from demand when power
fluctuations are present [1]. Due to the technological developments in rechargeable batteries,
interest has increased in energy storage systems based on electrochemical batteries.
Currently, a wide variety of battery technologies are available on the market, ranging
frommature battery technologies such as lead-acid, nickel-cadmium (Ni-Cd), and nickel-metal
hydride (Ni-MH) batteries to the recently developed technologies such as lithium-ion (Li-
ion) batteries. Other battery technologies still under development are metal-air batteries.
Amongst the existing battery technologies, Li-ion based batteries offer the most promising
solution to the issues regarding power quality by providing ancillary services to the grid (i.e.,
the services that are required by the electrical grid to allow a continuous flow of electricity to
ensure that supply meets demand).
In Figure 1.1, a comparison of different battery technologies in terms of their volumetric
and gravimetric energy density is presented [2]. Li-ion based batteries have a high energy





































Figure 1.1: A comparison of different battery technologies. Replicated from [2].
Power electronics play a vital role in integrating renewable energy sources into the electrical
grid. Likewise, they integrate renewable energy sources with small-scale stand-alone systems.
Furthermore, on account of the fast evolution that power electronics have undergone over
the years, the development of more efficient and grid-friendly converters has spiraled up,
mainly due to two factors: the development of fast semiconductor switches that are capable
of handling high power and the advent of real-time controllers that can implement complex
control algorithms [3].
This thesis focuses on studying grid-tied Li-ion battery energy storage through a single-
phase dc-to-ac converter, as shown in Figure 1.2. Also, a load connected on the ac side in place
of the electrical grid can be used for the study, as will be discussed later. The converter provides
an interface to draw or inject power into the electrical grid. Nonetheless, it is well-known that
the instantaneous power generated on the ac side of a single-phase dc-to-ac converter pulsates
at twice the grid frequency [4]. The pulsating power consists of both a dc component and
a second-order harmonic component (i.e., the ripple power that oscillates at twice the grid
frequency). As illustrated in Figure 1.2, the pulsating power p(t) is transferred from the ac










Figure 1.2: Block diagram illustrating the power transfer that occurs in a single-phase dc-to-ac
converter from the ac side to the dc side, as indicated by the gray dashed arrow.
The pulsating power transferred onto the dc side inevitably generates second-order harmonic
currents through the dc bus [4]. Unfortunately, this is a significant drawback associated with
single-phase dc-to-ac converters. Considering that the system under investigation is powered
by a battery, according to [5], the ripple current (i.e., the generated second-order harmonic
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currents) can lead to immoderate chemical reactions during either the charging or discharging
mode of the battery. As a result, the lifetime of the battery is significantly reduced. The
acceptable ripple current passing through a battery should never exceed 10 % of the nominal
battery current to ensure a longer lifespan [5].
The conventional method used to buffer the low-frequency ripple power to reduce the
ripple current passing through the battery involves using a dc-link capacitor. By utilizing this
method of ripple energy compensation, the dc-link capacitor is charged during the positive
half cycle and discharged during the negative half cycle of the ripple power [6]. This way, the
current passing through the battery is kept relatively constant since the battery power equals
the dc component of the pulsating power, which was transferred onto the dc side. Figure 1.3
illustrates the conventional method of ripple energy compensation. The dc component and














Figure 1.3: Block diagram showing the conventional method of ripple energy compensation,
which utilizes a dc-link capacitor.
Usually, aluminium electrolytic capacitors are a common choice for use as dc-link capacitors.
This is due to their availability in large capacitance values; hence, they can reduce the ripple
current to an acceptable value. However, this type of capacitor is bulky, heavy, and has a short
lifetime. It, therefore, contributes to an increase in the system’s cost and volume significantly.
For applications that employ aluminium electrolytic capacitors, there exists a trade-off
between reducing the ripple current passing through the battery and minimizing the total
capacitance required. Figure 1.4 illustrates the trade-off. The aim is to optimize the trade-off
point closer to the origin. In other words, to reduce the ripple current passing through the











Figure 1.4: The trade-off between the ripple current and the total capacitance required.
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Several approaches have been proposed in the literature to achieve the objective mentioned
above. In particular, one approach employs an energy storage circuit connected on the dc side
of the single-phase dc-to-ac converter [4, 7, 8, 9]. This approach is illustrated in Figure 1.5. In
principle, the energy storage circuit is in the form of a dc-to-dc converter. The capacitor of the
dc-to-dc converter, referred to as the active capacitor, is used for ripple energy compensation.
The voltage across the active capacitor can vary over a wide range by employing this method
of ripple energy compensation. As a result, more ripple energy is compensated for, and at the













Figure 1.5: Block diagram showing the concept where an energy storage circuit is connected
on the dc side of a single-phase dc-to-ac converter for ripple energy compensation.
Instead of using aluminium electrolytic (AE) capacitors, the metallized polypropylene film
(MPPF) capacitors, also referred to as thin-film capacitors, can be used. They can handle
higher ripple currents and have a longer lifespan. Figure 1.6 shows the relation between the
ripple current rating and capacitance required for both low-ripple and high-ripple current









Case I : high-ripple
current applications














Figure 1.6: The required capacitance for low-ripple and high-ripple current applications.
Replicated from [10].
When using an energy storage circuit for ripple energy compensation, a control problem
is formulated. The ripple current needs to be actively diverted away from the battery to
the active capacitor to keep the battery current relatively constant. To accomplish this, the
current flowing through the energy storage circuit should closely track the ripple current.
Hence, a control strategy that can successfully solve the current tracking problem is required.
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Various control strategies proposed in the literature have significantly reduced the ripple
current for different applications while utilizing a small capacitor. The controllers used are
based mainly on the classical linear controllers; for example, the proportional-integral (PI)
controller [4, 7, 8]. However, in order to achieve optimal performance, these controllers re-
quire laborious tuning of the gains. Once the optimal performance has been achieved, it only
applies to a narrow operating range; beyond this range, their performance distinctly declines.
Unfortunately, this poses challenges in both the theoretical and practical implementation of
the controller.
Over the past decade, an interest in model predictive control (MPC) has tremendously
increased in the field of power electronics due to the emergence of microprocessors and field-
programmable gate arrays (FPGAs) with increased computational power [11, 12, 13, 14, 15].
Considering its design simplicity, fast dynamics, and systematic approach to solving control
problems, particularly control problems involving reference tracking, MPC has becomemore
attractive than other control strategies.
MPC is a model-based control strategy that employs the mathematical model of a system
to forecast system behaviour over a finite prediction horizon. The control objectives are
captured into a cost function, which is optimized to obtain the control action. To achieve good
system performance often requires long prediction horizons, resulting in an MPC method
known as long-horizonMPC. With long-horizon MPC, the computational burden of solving
the underlying optimization problem grows exponentially. Fortunately, the optimization
problem can be solved efficiently by utilizing optimization methods, namely, the branch-and-
bound technique and the move blocking strategy, to yield a non-trivial prediction horizon.
1.2 Thesis objectives
Up to the present time, MPChas not been used in the literature to address the control problem
associated with using an energy storage circuit for ripple energy compensation in a single-
phase dc-to-ac converter. In this regard, this thesis aims to achieve the following objectives.
Firstly, to formulate a control strategy based on MPC. The formulated control strategy
should allow the energy storage circuit to divert the generated ripple current on the dc bus
away from the battery such that the ripple current passing through the battery does not exceed
10 % of the nominal battery current.
Secondly, the control strategy should incorporate optimization methods to efficiently
solve the optimization problemwhile using long prediction horizons. In other words, solving
the optimization problem of long horizons should not be computationally expensive. The
use of long horizons should offer significant performance benefits over shorter horizons.
Thirdly, using both a grid-connected system and a stand-alone system, the effectiveness of
the proposed control strategy should be verified via MATLAB® simulations during steady-
state operation and transients. It is noteworthy that a stand-alone system also generates
second-order harmonic currents through the dc bus. Furthermore, to evaluate the perfor-
mance benefits of long horizons, the target harmonic that needs to be reduced should be
analyzed for different prediction horizons. This work was published in [16].
Lastly, on a low-cost FPGA, theMPC-based control strategy with long horizons should be
implemented practically. It should be implemented carefully without sacrificing the FPGA’s
available resources since FPGAs only have a finite amount of resources. Through a hardware-
in-the-loop (HiL) simulation of a stand-alone system on the FPGA, the practical feasibility of
the controller design should be demonstrated by comparing the HiL simulation results with
those obtained from MATLAB® simulations.
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A summary of the main contributions of this thesis are as follows:
• The formulation of a control strategy based on long-horizonMPC for an energy storage
circuit to reduce the ripple current passing through the battery such that it does not
exceed 10 % of the nominal battery current.
• The verification of the formulated control strategy through MATLAB® simulations of
a grid-connected system and a stand-alone system.
• The practical implementation of the formulated control strategy and validation of the
controller design via a HiL simulation of the stand-alone system on a low-cost FPGA.
1.3 Thesis outline
This thesis constitutes six chapters. The content of the chapters is briefly discussed.
Chapter 1: Introduction provides the background information relevant to this thesis. The
major drawback associated with a grid-tied single-phase dc-to-ac converter powered by a Li-
ion battery energy storage system is explained briefly. The drawback relates to the transfer
of pulsating power from the ac side to the dc side, and thenceforth, generating second-order
harmonic currents through the dc bus. The conventional method used to mitigate second-
order harmonic currents and its corresponding disadvantages is mentioned. Furthermore,
the concept of using an energy storage circuit for ripple energy compensation and the control
schemes currently used to address the associated control problem are stated. A brief descrip-
tion of MPC is presented as the proposed control strategy when utilizing an energy storage
circuit.
The objectives of this thesis, which are mainly based on the proposed control strategy and
its implementation, are presented. The primary objective is that the ripple current passing
through the battery should be limited to 10 % of the nominal battery current.
Chapter 2: Theoretical background gives a foundation of the theory applied in this thesis.
Initially, the chapter presents the topology of a single-phase dc-to-ac converter. The modu-
lation techniques used to control the semiconductor switches of the converter are discussed
in detail. A detailed analysis of the generation of the second-order harmonic currents in a
single-phase dc-to-ac converter is given. The effect of the ripple current on the battery energy
storage system is explained. Moreover, the methods used for ripple energy compensation are
further discussed. Focus is given to the method that employs a dc-to-dc boost converter as
an energy storage circuit. The control strategies used historically to address the associated
control problem are briefly reviewed.
MPC is introduced formally. Its advantages, fundamental components, and principles
are discussed. This includes the internal dynamic model of the system, constraints, formula-
tion of the optimal control problem, and the receding horizon policy. The exhaustive search
method for solving the optimization problem is explained. The chapter concludes by intro-
ducing two optimization methods: the branch-and-bound technique and the move blocking
strategy, which are used to reduce the computational burden of using long-horizon MPC
effectively. Throughout the chapter, suitable examples are given.
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Chapter 3: Model predictive control of a dc-to-dc boost converter discusses the modelling
and the formulation of the optimal control problem for a dc-to-dc boost converter. A discus-
sion on the difficulty encountered when directly controlling the capacitor voltage, due to the
non-minimum phase nature of the system, is given. The importance of using long prediction
horizons to address the associated problem is discussed with a relevant example. Moreover,
the move blocking strategy is suggested as an optimization method that maintains a suffi-
ciently long prediction horizon without a subsequent increase in the computational burden.
A non-recursive MPC algorithm that implements the branch-and-bound technique to further
reduce the computations required and subsequently improve the performance of the system
is formulated. The algorithm also incorporates the move blocking strategy. These two opti-
mization methods allow the implementation of long-horizon direct MPC in a time-efficient
manner on an FPGA.
The use of a band-pass filter to generate an accurate reference ripple current for the con-
troller is explained. An accurate reference to the inductor current of the boost converter
ensures the possibility of ripple energy compensation in the single-phase dc-to-ac converter.
Chapter 4: Performance evaluation of long prediction horizons presents the simulation
results of a grid-connected and a stand-alone system to verify the effectiveness of long-horizon
MPC. The simulation waveforms shown are for 10-step predictions, which is the longest
horizon considered. The capacitance requirements for ripple energy compensation for both
systems are significantly reduced by over 95 %.
It is shown that the ripple current flowing through the battery is reduced to approximately
2.4 % and 2.8 % of the nominal battery current, for the grid-connected system and the stand-
alone system, respectively. The boost converter operated at a switching frequency of about
16 kHz. The performance benefits of long horizons are examined for selected horizons that
can attain steady-state operation, i.e., prediction steps greater than two. The response of the
controller during transients is investigated by applying step changes in the load current of the
stand-alone system.
Chapter 5: FPGA implementation discusses the implementation of a HiL simulation of
the stand-alone system, the pulse-width modulator and the model predictive controller on an
FPGA. Firstly, preliminary information on FPGAs and their working principle is presented.
The notion of computational delay encountered when implementing the model predictive
controller practically is discussed and the method used to compensate for the delay presented.
A HiL simulation of the stand-alone system and the model predictive controller with
long horizons is conducted within the FPGA. The VHDL implementation of the controller
is verified through a comparison of the HiL simulations with the MATLAB® simulations for
3-step to 7-step predictions. It is shown that for the longest horizon considered on the FPGA
with 7-step predictions, the ripple current passing through the battery is reduced to 3.2 % of
the nominal battery current with the practical controller on the FPGA.
Chapter 6: Conclusions concludes this thesis. The key results obtained from relevant chap-




This chapter is subdivided into two parts. The fundamental principles and basic concepts
required for this thesis are summarized. The first part (Part I) describes the problem statement
in detail, and the second part (Part II) formally introduces model predictive control.
Part I
This part of the chapter starts by facilitating the selection of suitable semiconductor devices
for use in the converter. An introduction to the basic topology of the single-phase dc-to-ac
converter is given. The modulation technique used to control the semiconductor switches of
the converter is discussed in detail. Furthermore, a detailed analysis of the pulsating power
generated by the converter is presented. The effect that the ripple current has on the battery
energy storage system and the methods employed to compensate for the ripple energy are dis-
cussed, with a focus on ripple energy compensation using an energy storage circuit. The part
concludes with a brief discussion of classical control schemes used to address the associated
control problem of utilizing an energy storage circuit for ripple energy compensation.
2.1 The single-phase dc-to-ac converter
2.1.1 Power semiconductor devices
Power semiconductor devices form the core of most power electronic applications. Therefore,
before formally introducing the topology of the single-phase dc-to-ac converter, it is essential
to select the semiconductor devices that best suit the implementation of the converter.
There exist a vast range of semiconductor devices on the market. The most common ones
that are commercially available include diodes, thyristors, bipolar junction transistors (BJTs),
metal-oxide-semiconductor field-effect transistors (MOSFETs), and insulated-gate bipolar tran-
sistors (IGBTs). Out of the devices mentioned above, theMOSFET and the IGBT have gained
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The choice between MOSFETs and IGBTs is application based. More specifically, IG-
BTs are more suitable for medium and high voltage voltage applications (higher than 1 kV)
[17]. On the other hand, MOSFETs have the advantage of providing good efficiency at lower
voltages (below 250 V). In terms of the switching characteristics, MOSFETs are capable of
operating at higher switching frequencies that are beyond the 20 kHz spectrum, conversely,
IGBTs perform better at lower switching frequencies [17]. At higher switching frequencies,
IGBTs tend to exhibit higher switching losses. Moreover, MOSFETs have a low on-state
resistance, and as a result, they have lower conduction losses.
Due to the specifications mentioned above, MOSFETs are chosen as the semiconductor
switches instead of IGBTs. They are well suitable for the required application in this thesis.
2.1.2 Introduction to topology














Figure 2.1: A full-bridge single-phase dc-to-ac converter with the semiconductor switches as
MOSFETs along with their associated built-in anti-parallel diodes.
The full-bridge single-phase dc-to-ac converter consists of two phase arms of the same type.1
The phase arms are connected to a common dc bus [18]. The first phase arm, phase arm
A, has two semiconductor switches SA+ and SA−. The second phase arm, phase arm B, has
two semiconductor switches SB+ and SB−. Each semiconductor switch comprises a built-in
anti-parallel diode that allows the conduction of current in both directions. On the dc side,
a dc-link capacitor Cdc is connected in parallel with a dc supply voltage, denoted by Vdc. At
the output terminal on the ac side, a voltage, denoted by vo(t), is produced by controlling the
semiconductor switches of the two phase arms.
It is important to note that the two switches in a phase arm should not be switched on at
the same time to avoid short-circuiting the dc supply voltage [19]. In practice, a small-time
delay, referred to as the blanking time, should be included between the switching transitions
of the two switches in a phase arm. In this thesis, the blanking time is not taken into account
for simplification; thus, the switching of the semiconductor switches is assumed to be ideal.
In the next section, the modulation technique used to control the semiconductor switches
of the single-phase dc-to-ac converter will be discussed in detail.
1From here on, the “full-bridge single-phase dc-to-ac converter” will only be referred to as the single-phase
dc-to-ac converter.
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2.1.3 Carrier-based pulse-width modulation
In power electronics, the most common modulation technique is pulse-width modulation
(PWM). The general idea behind PWM involves translating a real-valued reference signal into a
discrete-valued switching signal. The switching signal is used as gating signals for the converter
semiconductor switches. Generally, the discrete-valued switching signal is a pulse with a fixed
amplitude, variable-width, and modulates at a constant frequency, as the name suggests.
Carrier-based pulse-width modulation (CB-PWM) for a single-phase dc-to-ac converter is
achieved by comparing a reference signal uref (t) with a carrier signal ucar(t). The reference
signal is a sinusoidal waveform with a frequency f1, where f1 represents the fundamental
frequency. Note that the frequency of the reference signal defines the frequency of the output





with ûref and ûcar as the amplitudes of the reference signal and the carrier signal, respectively.
It is important to note that the modulation index is limited toma ∈ [0, 1]. The carrier signal
is a triangular waveform with a frequency fc and an amplitude that ranges from −1 to 1. The
frequency of the carrier signal is proportional to the switching frequency of the converter.
Note that the frequency of the carrier signal is much higher than the fundamental frequency,
i.e., fc  f1.
This modulation strategy can employ a sampling technique referred to as natural sampling.
It works as follows: the switching instants occur at the intersection of the reference signal and
the carrier signal. As a result, a pulse is generated, which is the pulse-width modulated signal.
The pulse is applied to the semiconductor switches as a gating signal, and thus, an output
voltage is produced at the ac side terminal. The produced output voltage
vo(t) = Vdcupwm(t), (2.2)
where upwm(t) denotes the switching function. The switching function is related to the switch
positions of the generated pulse-width modulated signals, and it depends on the switching
strategy employed. Two CB-PWM switching strategies for single-phase dc-to-ac converters
can be used to produce the switching function. The switching strategies are described as:
1. PWM with bipolar switching,
2. PWM with unipolar switching.
Bipolar switching strategy
By using this switching strategy, the semiconductor switches of the converter are switched
as two switch pairs; switches SA+ and SB− switch together; switches SA− and SB+ switch
together [19]. In other words, the two switches that are diagonally opposite to each other
are switched on and off simultaneously. The switching strategy is illustrated in Figure 2.2. A
sinusoidal reference signal
uref (t) = ma sin(ω1t), (2.3)
with ω1 = 2πf1 as the angular frequency and a triangular carrier signal are used to achieve
modulation with natural sampling.
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(a) Illustration of uref (t) the reference signal (blue sinusoidal waveform) and ucar(t) the carrier signal
(black triangular waveform) for CB-PWM with bipolar switching.













(b) Illustration of the switch positions corresponding to the modulation of the reference signal with
the carrier signal. The top signal (red pulse) represents usw(t) and the bottom signal (green pulse)
represents usw(t).













(c) Illustration of the switching function upwm(t) resulting from CB-PWM with bipolar switching.
Figure 2.2: Illustrative example of pulse-widthmodulationwith bipolar switching. The ampli-
tude of the reference signal is the modulation index, given a valuema = 0.8. The fundamental
frequency f1 = 50 Hz. The carrier signal has a frequency fc = 500 Hz.
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Figure 2.2a depicts natural sampling. The reference signal is modulated as follows:
• if uref (t) > ucar(t), then usw = 1
• if uref (t) < ucar(t), then usw = 0,
where usw ∈ {0, 1} represents the switch positions of the pulse-width modulated signal as
shown in Figure 2.2b. The switching signal usw(t) is applied to the semiconductor switch
pair, SA+ and SB−. While the switching signal usw(t), the inverse of usw(t), is applied to the
semiconductor switch pair, SA− and SB+.
The switching function resulting from PWM with bipolar switching is given by
upwm(t) = usw(t)− usw(t), (2.4)
where upwm ∈ {−1, 1} as illustrated in Figure 2.2c. By using (2.2), the produced output
voltage waveform jumps between +Vdc and −Vdc [19]. Table 2.1 gives a summary of the
switching function, the semiconductor switch states when active (1) and inactive (0), and the
output voltage generated from controlling a single-phase dc-to-ac converter using PWM with
bipolar switching.
Table 2.1: Switching states and the resulting output voltage for single-phase dc-to-ac converter.
Switching function Active/Inactive switch Output voltage
upwm SA+ SA− SB+ SB− vo
1 1 0 0 1 Vdc
−1 0 1 1 0 −Vdc
AlthoughCB-PWMwith bipolar switching is easy to implement, there is amajor disadvantage
of this switching strategy. The large voltage variation of 2Vdc at the voltage output terminal
caused by the jump between Vdc and −Vdc results in a significant amount of electromagnetic
interference (EMI) and high total harmonic distortion (THD) [20]. As a consequence, the
output voltage vo(t) and current io(t) have high ripple content.
Unipolar switching strategy
With unipolar switching, the semiconductor switches of each phase arm in the single-phase
dc-to-ac converter are switched independently of the other phase arm [19]. The switching
strategy is illustrated in Figure 2.3. The phase arms are modulated by two reference signals
that are out of phase with each other by 180°, as defined by






Both phase arms use a common triangular carrier signal to achieve modulation.2 Similar to
bipolar switching, natural sampling is used to modulate the reference signals.
2Note that using a common carrier signal and two sinusoidal reference signals is not mandatory to achieve
modulation with the unipolar switching strategy. Other variations have been proposed in the literature that uses
different combinations of the carrier and reference signals that offer certain advantages for specific applications.
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(a) Illustration of uref,A(t) (blue solid sinusoidal waveform) and uref,B(t) (blue dashed sinusoidal
waveform), the reference signals, and ucar(t) the carrier signal (black triangular waveform) for CB-
PWM with unipolar switching.













(b) Illustration of the switch positions corresponding to the modulation of reference signals with the
carrier signal. The top signal (red pulse) represents usw,A(t) and the bottom signal (green pulse) rep-
resents usw,B(t).













(c) Illustration of the switching function upwm(t) resulting from CB-PWM with unipolar switching.
Figure 2.3: Illustrative example of pulse-width modulation with unipolar switching. The
amplitude of the reference signals is the modulation index, given the value ma = 0.8. The
fundamental frequency f1 = 50 Hz. The carrier signal has a frequency fc = 500 Hz.
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Figure 2.3a illustrates natural sampling. Let uref,A(t) and uref,B(t) denote the first and the
second entries of the reference signal vector uref (t) in (2.5), respectively. The reference signal
for phase arm A is modulated as follows:
• if uref,A(t) > ucar(t), then usw,A = 1
• if uref,A(t) < ucar(t), then usw,A = 0,
and the reference signal for phase arm B is modulated as follows:
• if uref,B(t) > ucar(t), then usw,B = 1
• if uref,B(t) < ucar(t), then usw,B = 0,
where usw,A ∈ {0, 1} and usw,B ∈ {0, 1} represent the switch positions of the pulse-width
modulated signals for phase arm A and phase arm B, respectively, as shown in Figure 2.3b.
Phase armA : The switching positions usw,A(t) are applied to the semiconductor switch SA+.
While the switching positions usw,A(t), the inverse of switch positions usw,A(t), are applied
to the semiconductor switch SA−.
Phase armB : The switching positions usw,B(t) are applied to the semiconductor switch SB+.
While the switching positions usw,B(t), the inverse of switch positions usw,B(t), are applied
to the semiconductor switch SB−.
This modulation technique is also known as double-edge naturally sampled modulation [18]. It
results in a switching function
upwm(t) = usw,A(t)− usw,B(t), (2.6)
where upwm ∈ {−1, 0, 1}, as shown in Figure 2.3c. By using (2.2), the produced output
voltage waveform vo(t) has three voltage levels, that is, +Vdc, 0 V, and −Vdc.
The disadvantage of unipolar switching in comparison with bipolar switching is common-
mode voltage [21]. The common-mode voltage variations occur at the midpoints of the two
phase arms. They cause a large ground leakage current in grid-connected PV applications.
Nevertheless, this switching strategy generates less EMI and a reduced THD than bipolar
switching due to a voltage variation of only Vdc at the voltage output terminal. Thus, only
PWM with unipolar switching will be considered.
Consider a single-phase dc-to-ac converter with the semiconductor switches controlled by
PWM unipolar switching. Figure 2.4 shows the current paths when the output current io(t)
is positive, for different switch positions. Figure 2.5 shows the current paths when io(t) is
negative, for different switch positions. The current paths are highlighted in black. Here,
an assumption is made that the drain-to-source voltage VDS of the MOSFETs is greater than
the on-state voltage Von of the anti-parallel diode. Thus, current will only flow through the
resistive region of the MOSFET instead of the anti-parallel diode.
When both the upper semiconductor switches (SA+ and SB+) are on at the same time,
or when both the lower semiconductor switches (SA− and SB−) are on at the same time,
that’s when an output voltage of 0 V is produced. As a result, four different switching states
are possible even though two of them are redundant. Table 2.2 summarizes the switching
function, the corresponding semiconductor switching states, and the output voltage generated
from controlling a single-phase dc-to-ac converter using PWM with unipolar switching.
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(d) upwm = 0
















































(d) upwm = 0
Figure 2.5: Negative current paths through the single-phase dc-to-ac converter switches.
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Table 2.2: Switching states and the resulting output voltage for single-phase dc-to-ac converter.
Switching function Active/Inactive switch Output voltage
upwm SA+ SA− SB+ SB− vo
1 1 0 0 1 Vdc
0 1 0 1 0 0
−1 0 1 1 0 −Vdc
0 0 1 0 1 0
Harmonic analysis
The weighted infinite sum of sinusoidal signals, known as the Fourier series, can be used to
represent any periodic signal. The process of computing and analyzing the Fourier series is
known as harmonic analysis.
Consider CB-PWM with unipolar switching for a single-phase dc-to-ac converter, as dis-
cussed in the previous section. The resulting switching transitions of the pulse-width modu-
lated signal(s) are dependent on the reference signal and carrier signal. As already mentioned,
the signals used in the modulation process have different frequencies; the carrier signal with a
frequency fc and the two reference signals with a fundamental frequency f1. The formulated
Fourier series incorporates both the reference and carrier signal to account for both frequen-
cies. In other words, the formulated Fourier series is a function of the carrier and reference
signals, thus, the Fourier coefficients of the series employ two sets of integrals to form a double
Fourier series integral. The interested reader is referred to [18], for a more detailed analysis of
the mathematical derivations of the double Fourier integral. This section is solely dedicated
to analyzing the harmonics resulting from PWM with unipolar switching.
Due to the switching nature of PWM, it is well-known that the resulting modulated signal
for each phase arm contains harmonics that are located at the frequencies
fmn = mfc + nf1, (2.7)
wherem ∈ N is the carrier index variable and n ∈ Z is the baseband index variable. From (2.7)
mfc represents the integer multiple of the carrier frequency and nf1 represents the integer
multiple of the fundamental frequency. Figure 2.6 illustrates the harmonics resulting from
usw,A(t), used to control the semiconductor switches of phase arm A.




















































Figure 2.6: Illustration of the harmonic spectrum of the switch positions usw,A(t).
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The harmonics occur in groups. When m = 0 the harmonic frequencies are only defined
by n; this group of harmonics is referred to as the baseband harmonic components [18].
The harmonics that are only defined by m, when n = 0 are defined as the carrier harmonic
components [18]. Below is a summary explaining the harmonics shown in Figure 2.6.
The first baseband harmonic component is the fundamental component:
• f0n = f1, with
m = 0 and n = 1, (2.8)
which defines the fundamental frequency f1, i.e., the frequency of the reference signal.
The carrier multiple harmonics:
• fm0 = mfc, with
m ∈ {1, 2, 3, . . . } and n = 0, (2.9)
define the high-frequency components that correspond to the carrier signal.
Around the carrier harmonic components, are harmonics that exist as groups referred to as
sideband harmonics:
• fmn = mfc + nf1, with{
m ∈ {1, 3, 5, . . . } and n ∈ {±2,±4,±6, . . . }
m ∈ {2, 4, 6, . . . } and n ∈ {±1,±3,±5, . . . }. (2.10)
It should be noted that only even harmonic sideband components exist around odd carrier
harmonics and only odd sideband harmonics exist around even carrier harmonics. [18]. This
characteristic is a result of double-edge naturally sampled PWM.
The harmonics resulting from the pulse-width modulated signal for phase arm B are sim-
ilar to that of phase arm A. The only difference is that the fundamental component and the
even carrier harmonics, along with their associated sideband harmonics, are at a phase angle of
180° for phase arm B. However, the odd carrier harmonics and the even sideband harmonics
are the same as those for phase arm A.
For this reason, when the modulated signals of the two phase arms, usw,A(t) and usw,B(t),
are subtracted from each other to generate the switching function upwm(t), as shown in (2.6),
the odd carrier harmonics along with their associated sideband harmonics are cancelled com-
pletely by virtue of unipolar modulation. For a detailed analysis of the mathematical deriva-
tions regarding the cancellation process, the reader is referred to [18].
As a result of PWM with unipolar switching, the harmonic spectrum of the switching
function upwm(t) only consists of the fundamental component, the even carrier harmonics,
and the odd sideband harmonic terms. Figure 2.7 illustrates the harmonic spectrum.
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Figure 2.7: Illustration of the harmonic spectrum of the switching function upwm(t).
The cancellation of the harmonics is a major advantage of unipolar switching. The switching
function has a frequency twice that of the carrier signal, which implies that the switching
frequency of the single-phase dc-to-ac converter is doubled. As a result, the output voltage
vo(t) has a reduced THD; thus, improving the power quality of the converter.
2.1.4 Ripple power in a single-phase dc-to-ac converter
Consider the single-phase dc-to-ac converter introduced in Section 2.1.2. The converter is
connected to an ac grid with voltage and current given by
vac(t) = Vac sin(ω1t) (2.11a)
iac(t) = Iac sin(ω1t− φ), (2.11b)
respectively. The amplitude of the grid voltage is denoted by Vac and the amplitude of the
grid current is denoted by Iac. The phase angle between the voltage and current is denoted
by φ. Figure 2.8 shows the grid-connected single-phase dc-to-ac converter that is powered by


















Figure 2.8: Grid-connected single-phase dc-to-ac converter with a dc-link capacitor.
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consists of two terms: the dc component and the undesirable second-order harmonic component.










The ripple power pulsates at twice the grid frequency, i.e., at a frequency that is two times the
fundamental frequency f1. From here on, the frequency of the ripple power will be indicated
by fr = 2f1. Figure 2.9 illustrates the ripple power.






Figure 2.9: Example illustrating the ripple power pr(t). The ripple power is oscillating at a
frequency fr = 100 Hz, since the fundamental frequency f1 = 50 Hz. The phase angle is set
to φ = π
3
[rad] for illustrative purposes.
According to the power balance relationship, if an ideal lossless converter is assumed, the
instantaneous power on the dc side pdc(t) should be equal to the instantaneous power on the
ac side [4], thus,
pdc(t) = pac(t). (2.15)
This implies that both the dc component and the ripple power, are transferred from the ac
side to the dc side. Inevitably, the ripple power now transferred onto the dc side generates
second-order harmonic currents through the dc bus. The second-order harmonic currents,
referred to as the ripple current, oscillates at a frequency fr, similar to the frequency of the
ripple power that generates it. The ripple current has the same amplitude as the constant
current produced by the dc component.
Unfortunately, the generated ripple current flowing through the dc bus also flows through
the battery. Ideally, the current flowing through the battery should be constant. Hence, the
ripple current is of great concern in a single-phase dc-to-ac converter powered by a battery.
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The effect of ripple current on a battery
The temperature at which battery cells operate is a significant factor in determining its service
life. The internal chemical reactions are driven either by the applied voltage or the operating
temperature. Consider the case when the temperature is the driving parameter.
Heat is generated within the battery during the electrochemical exothermic reactions that
occur within the cells, as well as when the current flows through the resistive elements of
the cells (both the constant current and ripple current). This heat raises the temperature,
increasing the rate of the chemical reactions and improving the performance of the battery.
However, as the temperature continues to increase, so does the rate of unwanted chemical
reactions. The unwanted chemical reactions, namely, the gassing and passivation of electrodes,
lead to reduced battery life, affect the battery output capacity and reliability [22]. As a result,
it leads to increased running costs due to increased maintenance or replacing the batteries
earlier than planned or expected.
The major parameter that contributes to the increase in heat generation in a battery is the
ripple current. Therefore, to avoid the excessive temperature rise when the chemical reactions
occur, the recommended ripple current that flows through a battery should be limited to 10 %
of the nominal battery current [5]. In the next section, the methods used for ripple energy
compensation to reduce the ripple current passing through the battery are analyzed.
2.1.5 Analysis of capacitive ripple energy compensation
In an electric circuit, both capacitors and inductors can be used as energy storage components.
Capacitors possess a higher energy density and have a lower weight than inductors. Assuming
that the energy stored in an inductor is small compared to the energy stored in the capacitor,
only capacitive energy storage will be analyzed in this thesis.
Passive capacitor for ripple energy compensation
The conventional method for ripple energy compensation makes use of a dc-link capacitor,
which is denoted by Cdc in Figure 2.8. With an arbitrarily large dc-link capacitor, i.e., a
capacitor with a high capacitance value, the battery current becomes relatively constant.
Firstly, before computing the minimum size of the dc-link capacitor required to reduce
the ripple current to an acceptable value, it is necessary to analyze the ripple energy that needs
to be stored or delivered by the dc-link capacitor.
For simplification, consider the instantaneous power transferred from the ac side to the
dc side to have a unity power factor, i.e., the phase angle φ = 0. Bear in mind that this
simplification is used only tomake the analysis of ripple energy apparent. The phase angle will
be taken into account in the sections to follow since it is an extremely important parameter
required for ripple energy compensation to be possible.
At unity power factor, the instantaneous power in (2.12), on the dc side, becomes






as the dc component.
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 2. THEORETICAL BACKGROUND 21
In Figure 2.10, the key waveforms illustrating the pulsating power on the dc side and
the way the dc-link capacitor stores and delivers energy in order to achieve ripple energy
compensation are shown. Refer to both Figure 2.10a and Figure 2.10b for this analysis.
When pdc(t) > Po either from t = T18 to t =
3T1
8
or from t = 5T1
8
to t = 7T1
8
, the voltage
across the dc-link capacitor increases from Vdcmin to Vdcmax . This implies that the capacitor
Cdc is charged during that time period. Conversely, when pdc(t) < Po, for example, from
t = 3T1
8
to t = 5T1
8
, the voltage across the dc-link capacitor decreases from Vdcmax to Vdcmin ,













































(b) The voltage vcdc(t) across the dc-link capacitor Cdc.
Figure 2.10: The key waveforms used for ripple energy analysis at unity power factor. The
time axis is in segments of the fundamental period T1 = 1f1 . Adopted from [23].
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We assume the dc supply voltage Vdc to be constant. Otherwise, the ripple energy in (2.18)
would cause additional harmonics on the dc bus.
In general, the energy stored in a capacitor is given byE = 1
2
Cv2. Thus, the energy stored


















denote the minimum value and maximum value of the voltage across the dc-link capacitor,
respectively. With ∆Vdc as the ripple component of the capacitor voltage, defined by
∆Vdc = Vdcmax − Vdcmin . (2.21)
By using the law of conservation of energy, for ripple energy compensation to be possible,
the energy stored in the dc-link capacitor should be equal to the ripple energy, that is,
Ecdc = Er. (2.22)






Since only a small ripple component ∆Vdc is allowed across the dc-link capacitor, it can be seen
that a relatively large dc-link capacitor will be required to compensate for the ripple energy.
The implication of employing the passive capacitor for ripple energy compensation can
be demonstrated with an example. Consider a single-phase dc-to-ac converter with the rated
parameters shown in Table 2.3.
Table 2.3: Parameters of a single-phase dc-to-ac converter.
Parameter Symbol SI value
Power rating Po 18 kW
Nominal dc voltage Vdc 400 V
Ripple component ∆Vdc 8 V
Fundamental frequency f1 50 Hz
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The maximum allowed ripple component ∆Vdc is chosen as 2 % of the nominal dc supply
voltage Vdc. By using (2.23), the minimum capacitance required for the dc-link capacitor to
reduce the ripple current, Cdc = 17.9 mF. To meet this requirement, electrolytic capacitors can
be used since they are available in large capacitance values. However, due to the short lifetime
and large size of electrolytic capacitors, they contribute significantly to the cost and volume
of the overall system. Therefore, it is important to refrain from using this type of capacitor
to mitigate the ripple current.
Alternative method of ripple energy compensation
The previous section described how the voltage across the dc-link capacitor is only allowed
to have a small ripple component across it. As a consequence, a large capacitor is required
to reduce the ripple current flowing through the battery to an acceptable value. In order to
address the shortcoming arising from using a passive dc-link capacitor, an alternative method
of ripple energy compensation is discussed in this section.
As already mentioned, the energy stored in a capacitor E = 1
2
Cv2, with v as the voltage
across the capacitor. If this voltage is allowed to fluctuate over a much wider range, more
ripple energy will be compensated for.
The methods in [4, 7, 8] propose connecting an energy storage circuit on the dc side of a
single-phase dc-to-ac converter. In Figure 2.11, a block diagram of the energy storage circuit

























Figure 2.11: The concept of using an energy storage circuit for ripple energy compensation.
The energy storage circuit breaks the deadlock between reducing the ripple current and min-
imizing the size of the dc-link capacitor. In essence, it “replaces” the dc-link capacitor Cdc. As
a substitute, a small dc-link capacitor C ′dc is used, as shown in Figure 2.11.
The energy storage circuit has an active capacitor, and the ripple current ir(t) of i(t) is
transferred to the active capacitor to keep the battery current ib(t) relatively constant. In
principle, an energy storage circuit is a dc-to-dc converter which can take the form of a bidi-
rectional buck, boost or buck-boost converter. The circuit configurations of the different
forms of dc-to-dc converters that can be connected between the point marked A and B in
Figure 2.11, are shown in Figure 2.12.
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Figure 2.12: The circuit configurations of dc-to-dc converters.
Each of the dc-to-dc converters consists of two semiconductor switches denoted by S1 and S2,
an active capacitor C, and an inductor L. With the assumption that the inductor L stores a
relatively small amount of energy, the instantaneous power that goes into the active capacitor
is given by






is the current flowing through the active capacitor and vc(t) is the voltage across it.
Suppose that the ripple power that goes to the active capacitor is given by [4],
pr(t) = Po sin(2ω1t− φ). (2.26)
If the power balance relationship is applied, then the instantaneous power that goes into the





= Po sin(2ω1t− φ).
(2.27)





(k − cos(2ω1t− φ)), (2.28)
where the coefficient
k ≥ 1.
The coefficient value is chosen based on the type of dc-to-dc converter used as the energy
storage circuit. For example, when the boost converter topology is chosen, then k is chosen
such that the instantaneous voltage of the active capacitor is always higher than the dc bus
voltage.
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By using the law of conservation of energy, the energy stored in the active capacitor should
be equal to the ripple energy, that is,
Ec = Er, (2.30)
in order to reduce the ripple current flowing through the battery significantly. By solving
(2.30), the minimum capacitance required when using an energy storage circuit for ripple







where Vc denotes the average voltage of the active capacitor. Since voltage vc(t) across the
active capacitor is allowed to swing over a wide range, it results in a high average voltage.
Hence, by using (2.31) to calculate the minimum capacitance, a smaller capacitor will be
required for ripple energy compensation.
In summary, the capacitance requirements are reduced by employing an active capacitor
for ripple energy compensation instead of using the dc-link capacitor Cdc. If all the ripple
current is diverted to the active capacitor, then the small dc-link capacitor C ′dc is required
only to filter the high-frequency harmonic components caused by the switching of the single-
phase dc-to-ac converter. Thus, instead of using electrolytic capacitors, thin-film capacitors can
be used since they can handle higher ripple currents and have a much longer lifetime.
2.2 Active capacitor for ripple energy compensation
In the previous section, three different topologies of dc-to-dc converters used as energy storage
circuits for ripple energy compensation were introduced. The choice of the topology used in
this thesis and its working principle will be discussed in this section.
2.2.1 Analysis of dc-to-dc converter topologies
Buck converter and buck-boost converter
For the buck converter, the instantaneous voltage of the active capacitor should not exceed
the dc supply voltage Vdc. In this regard, its average voltage Vc is always lower than Vdc.
Thus, when using (2.31) to calculate the minimum capacitance required for ripple energy
compensation, it can be seen that the reduction in the capacitance requirements will not be
as significant. On the other hand, for the buck-boost converter, the instantaneous voltage of
the active capacitor can be controlled to be either higher or lower than Vdc. If it is controlled
to be higher, the buck-boost converter has an advantage over the buck converter in-terms of
lower capacitance requirements.
Another factor considered when choosing the appropriate dc-to-dc converter topology
is the ability to divert all the ripple current away from the battery to the energy storage
circuit. Due to the semiconductor switch S1 directly connected to the dc bus for both the
buck converter and buck-boost converter, not all the ripple current flows through the energy
storage circuit when the switch S1 turns off. The simulation results presented in [24], only
managed to reduce the ripple current flowing through the battery to 22.2 % of the battery
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current while utilizing the buck converter topology for ripple energy compensation. Thus,
having direct control of the ripple current when entering the energy storage circuit is crucial,
as will be proven at a later stage.
Boost converter
The instantaneous voltage of the active capacitor for the boost converter must be higher than
Vdc. Thus, the average voltage Vc is always higher than Vdc. As a result, the boost converter
has the advantage of having the least capacitance requirements than the other two topologies.
Furthermore, the boost converter topology has its inductor L directly connected to the dc
bus, which allows direct control of the inductor current. For the reasons mentioned above,
the boost converter topology is chosen as the energy storage circuit used in this thesis.
It is important to note that all of the three dc-to-dc converter configurations in Section 2.1.5
have a similar operating principle. However, the following section will be solely dedicated to
the operation of an energy storage circuit based on the boost converter topology. For more
information on the operation of energy storage circuits based on the buck and buck-boost
converter topologies, the interested reader is referred to [4] and [7], respectively.
2.2.2 The operation principle of the dc-to-dc boost converter and control
problem formulation
Figure 2.13 shows the grid-connected single-phase dc-to-ac converter with a dc-to-dc boost

























Figure 2.13: Grid-connected single-phase dc-to-ac converter with a boost converter connected
on the dc side.
As mentioned in Section 2.1.5, the ripple current ir(t) of i(t) needs to be diverted away from
the battery and directed towards the active capacitor C. To achieve this, the inductor current
iL(t) flowing through the boost converter should accurately track the ripple current. The





The underlying control objective of the boost converter is to divert ir(t) away from the bat-
tery to keep the nominal battery current ib(t) relatively constant. Also, the active capacitor
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voltage vc(t) should be controlled such that it fluctuates over a wide range while being charged
by the ripple current and discharging through the dc bus. From this, a control problem is for-
mulated whereby the switch positions of the boost converter, S1 and S2, must be manipulated
appropriately for iL(t) to track the ripple current closely.
The two semiconductor switches, S1 and S2, are switched in a complementary manner.
Implying that two gating signals that are the inverse of one another control the switches.
Thus, the converter is operated in continuous conduction mode (CCM). Different modes of
operation of the boost converter can be distinguished, depending on the direction of flow of
the ripple current. Recall that, for simplification, we assume that the drain-to-source voltage
VDS of the MOSFETs is greater than the on-state voltage Von of the anti-parallel diode. Thus,
current will only flow through the resistive region of the MOSFET instead of the anti-parallel
diode.
Figure 2.14 depicts positive ripple current flow. The current path is highlighted in black.
During positive current flow, the active capacitor is charged. Thus, the ripple energy is stored
in the active capacitor.
Figure 2.15 depicts negative ripple current flow. The current path is highlighted in black.
When the current flowing through the boost converter is negative, the active capacitor is




























(b) S1 off and S2 on.




























(b) S1 off and S2 on.
Figure 2.15: Negative current flow through the boost converter.
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2.2.3 Proposed control schemes
As already stated, in order to divert the ripple current away from the battery to the active
capacitor, the semiconductor switches must be manipulated in such a way that the current
flowing through the energy storage circuit closely tracks the ripple current. In this regard,
a suitable control strategy is needed. The existing literature has proposed different control
strategies that have proven to be reasonably effective. The control strategies are based mainly
on the classic linear controllers combined with nonlinear techniques, for instance, PWM.
In [8], a repetitive controller is proposed. It is used in cascade with a PI controller. The
operation of an energy storage circuit relies on a properly regulated active capacitor voltage
to allow a significant amount of ripple energy. Firstly, the average voltage across the active
capacitor is obtained by passing it through a low pass filter, and it is regulated to a given
reference value by using the PI controller. When the second-order harmonic component is
extracted from the dc bus using a band-pass filter, it is added to the output of the PI controller.
From this, the reference ripple current is obtained.
The repetitive controller, which consists of an internal model, is adopted to track the
inductor current along with its reference, i.e., the generated ripple current, while rejecting
any disturbances. The internal model of the controller comprises of a local positive feedback
loop that has a delay term and is cascaded with a low-pass filter. The low-pass filter introduces
a high gain at the frequency of the second-order harmonic component and improves the gain
stability of the controller [25]. The gain is obtained via the H∞ control design [25] or tuned
through trial-and-error. The repetitive controller is able to eliminate periodic errors, since
the reference ripple current is periodic in nature. The output of the repetitive controller is
sent to a pulse-width modulator which in turn produces gating signals to the semiconductor
switches of the energy storage circuit.
In [7], the same principle of first passing the active capacitor voltage through a low pass
filter is followed. This is done to remove any voltage ripples possibly transferred from the dc
bus to the active capacitor. To regulate the capacitor voltage, three different control methods
all based on a PI controller are used. A dc-bias current required to charge the active capacitor
is generated at the output of the PI controllers and used as the dc offset to the reference ripple
current. The generated reference ripple current is then used to calculate the PWM duty cycle
for the charging and discharging operation modes of the active capacitor. The output of the
pulse-width modulator is used as the control input to the energy storage circuit.
Although the control strategies mentioned above have proven effective, there are several
challenges associated with the design of the classical linear controllers. Usually, a PI-type
controller is a common choice, evidently, from the control strategies mentioned earlier. One
challenge in particular is the tuning of the parameters. The controller is tuned based on the
linear state-space average model of the converter [26]. Furthermore, the obtained parameters
used to achieve optimal performance only apply to a narrow operating range; when used
outside of this range, the performance of the system significantly declines [26].
Another challenge is the ease of controller design. The aim is not only to improve the
performance of the closed-loop system but also to have a systematic design approach to the
control problem and implementation procedure. From this only, it can be deduced that the
use of classical linear controllers presents challenges for both their theoretical and practical
application.
To meet the ever-increasing demand for improved system performance and controllers
that are easy to implement, other control strategies have been introduced. In the next part
of the chapter, an alternative control strategy for ripple energy compensation while using an
energy storage circuit will be discussed in detail.
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In this part of the chapter, a formal introduction to model predictive control is given. The
fundamental principles and components on which it is based are presented. Moreover, a
detailed explanation and the relevant examples of the optimization methods, namely, the
branch-and-bound technique, and the move blocking strategy used to solve the optimization
problem underlying direct long-horizon model predictive control, are given.
2.3 Model predictive control
2.3.1 Introduction to MPC
In the 1970s, the process industry developed an advanced control strategy known as model
predictive control [27]. Since its inception in the process industry, MPC has only recently
emerged in the field of power electronics. This emergence is due to the advent of fast micro-
processors and FPGAs with increased computational power.
MPC is a model-based control strategy, as the name insinuates. It predicts the future states
and controlled variables of a sampled system, over a prediction horizon, by using the internal
dynamic model of the system. Based on a cost function that captures the control objectives,
an optimal control problem is formulated over the prediction horizon. By minimizing the
cost function at every time-step, in real-time, subject to the evolution of the sampled system
and constraints, the optimization problem is solved. The solution yields a control sequence
that results in the optimal behaviour of the system. Out of the control sequence, only the
first control action is applied to the system. At the next sampling instant, with the prediction
horizon shifted, the state variables are updated based on new records ofmeasurements, and the
optimization procedure is repeated. This procedure is known as the receding horizon policy,
and it provides feedback to the system.
Advantages of MPC
In a power electronic system, the most common building blocks are linear elements, namely,
capacitors, inductors and resistors, accompanied by non-linear semiconductor switches. In
this regard, for various combinations of the switch positions, linear functions of time that
describe each of the combinations can be formulated. Thus, different dynamics of the system
arise. As a consequence, it becomes intrinsically difficult to control the variables of such a
system, for instance, controlling the voltage and current.
For example, dc-to-dc converters consist of a switched (continuous-time) linear system,
also referred to as a hybrid system. Hybrid systems switch between different modes of oper-
ation, and a characteristic dynamic law governs each of the operation modes [26]. Usually,
the hybrid systems are modelled by using averaging techniques as a way of concealing their
switching behaviour [11]. Depending on the dynamics of the system or constraints imposed
on the system, the resulting model is either linear or nonlinear. Nonlinearities can also be
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caused by saturation effects of magnetic components, such as inductors. If classical linear
controllers are considered for a nonlinear system, or a system that has constraints, the design
effort increases.
MPC addresses these challenges. It is formulated in the time domain instead of the fre-
quency domain, thereby incorporating any nonlinearities in the internal dynamic model of
the system [11]. Also, MPC can systematically cope with constraints imposed on inputs,
states, and outputs of the system, unlike PI controllers, which require anti-windup mecha-
nisms to avoid the saturation of the integrator [11]. MPC imposes constraints on any of the
variables without the need of additional control loops.
For multiple-input multiple-output (MIMO) systems, MPC requires only a single control
loop. As opposed to the classical controllers, the MIMO system has to be broken down into
multiple and ideally coupled single-input single-output (SISO) control loops. Furthermore,
individual PI controllers must be designed for each SISO control loop. The design procedure
of each of these control loops might appear to be easy and straightforward, however, in prac-
tice they tend to interact with each other in an adverse manner, thus, limiting the performance
of the closed-loop system, particularly during transients [11].
Indirect MPC versus direct MPC
The control strategies employed inmost power electronic systems include a modulation stage.
A continuous reference signal is modulated using a carrier-based pulse-width modulator or a
space-vector modulator to generate gating signals for the semiconductor switches [11]. In
Section 2.1.3, the concept of PWM is discussed in detail.
The use of PWM, in conjunction with MPC, formulates an indirect MPC strategy known
as continuous-control setMPC (CCS-MPC) [11]. However, themodulation stage is nonlinear
and it must be incorporated into the internal dynamic model of the system to account for its
switching behaviour. As a result, a non-convex optimal control problem is formulated [28].
The solution to this problem prefers a global minimum, yet computing the global minimum
in real-time is not practically feasible [28].
Upon removal of the modulator, a direct MPC strategy arises, also referred to as finite-
control set MPC (FCS-MPC) [11]. According to FCS-MPC, the converter semiconductor
switches are directly manipulated. Implying the direct application of the control action to the
converter in the absence of a modulation stage. The internal dynamic model of the system
is linear and the switching characteristics of the system are taken into account by the con-
troller. The resulting optimization problem becomes an integer problem, i.e., a non-convex
optimization problem. Fortunately, the optimization problem can be solved efficiently, even
though it is non-convex, with a branch-and-bound technique and a move blocking strategy. In
the following sections, only FCS-MPC will be considered, hereafter only referred to as MPC.
2.3.2 Internal dynamic model
The basic concept of MPC lies in using the internal dynamic model of a system that needs to
be controlled in order to calculate the predicted output at future states for a given sequence
of manipulated variables.
Consider the block diagram of a general control loop shown in Fig 2.16. It consists of
an input vector u(t) ∈ Rnu and an output vector y(t) ∈ Rny . By manipulating the switch
positions of the system using u(t), and comparing the measured output y(t) to its reference
yref (t) through a feedback loop, the output y(t) is regulated along with its reference yref (t).
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Controller System
yref (t) u(t) y(t)
+
−
Figure 2.16: Block diagram of the basic control loop.
Let x(t) ∈ Rnx denote the state vector of the system. Assuming that the system in Fig 2.16
can be described as a linear time-invariant system, the derived continuous-time state-space
representation
ẋ(t) = F (u(t))x(t) +Gu(t) (2.33a)
y(t) = Cx(t), (2.33b)
with F (u(t)) ∈ Rnx×nx , G ∈ Rnx×nu , and C ∈ Rny×nx as the state, input, and output
matrix, respectively. The dimensions of the matrices are given by nsubcript, with subscripts x,
u, and y corresponding to the state, input, and output vectors, respectively.
In MPC, the manipulated variable can only change its value at discrete sampling instants,
i.e., at time instants t = kTs, where k ∈ N and Ts is the sampling interval. The model rep-
resentation in (2.33) can be discretized to obtain the discrete-time state-space representation
x(k + 1) = A(u(k))x(k) +B(u(k))u(k) (2.34a)
y(k) = Cx(k), (2.34b)
where




eF (u(t))τdτ G. (2.35b)
If F (u(t)) is non-zero, thenB(u(k)) in (2.35) can be expressed as
B(u(k)) = −F (u(t))−1(Inx −A(u(k)))G. (2.36)
Note that e refers to the matrix exponential and Inx is an identity matrix with dimension nx.
This discretization method is referred to as exact discretization [11].
2.3.3 Constraints
Imposing constraints on variables of concern prevents the system from operating outside of
its safe operating limits and physical limits during the optimization procedure. Constraints
classified as either hard or soft constraints can be imposed on the input, state, and output
variables,
u(k) ∈ U ⊆ Rnu (2.37a)
x(k) ∈ X ⊆ Rnx (2.37b)
y(k) ∈ Y ⊆ Rny , (2.37c)
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which results in a nonlinear system [11]. Hard constraints represent the physical limitations
of the system, and thus, cannot be violated. On the contrary, soft constraints are usually
desirables that are imposed by the user, therefore, they can be slightly violated to avoid the
control problem from becoming impracticable [11].
Consider a dc-to-dc boost converter with two controllable semiconductor switches that
are switched complementary to each other. This implies that both switches cannot be on or
off concurrently. This characteristic can be imposed as an input constraint
U = {0, 1}. (2.38)
Note that the constraint in (2.38) defines the only switch positions the converter can assume.
Thus, it is classed as a hard constraint since it possesses physical limits.
2.3.4 Optimal control problem
The underlying control problem lies in designing a controller that achieves a given set of
control objectives. The objectives are usually related to reference tracking and the switching
effort. The switching effort is an indirect way to achieve a desired switching frequency.
In MPC, to formulate an optimal control problem, the control objectives as mentioned
above are translated into a cost function. By solving the optimization problem, the aim is to
find a sequence of manipulated variables that result in the optimal behaviour of the system.
Cost function





where Λ( .,.) represents the weighting functions over Np time steps [11]. The Np denotes a
finite number of discrete-time steps over which the behaviour of the system is predicted. The
time interval in which the prediction occurs is referred to as the prediction horizonwith length




uT (k) uT (k + 1) . . . uT (k +Np − 1)
]T
, (2.40)
introduced as a set of control commands at each time step over the prediction horizon.
The cost function in (2.39) is based on the p-norm, such as the 1-norm, 2-norm or∞-norm
[11]. Using the 1-norm or the ∞-norm, results in a linear cost function. For the 2-norm a
quadratic cost function is constructed. The benefits of using a quadratic rather than a linear
cost function are more appealing for predictive controllers with reference tracking, and thus
from here on, only the quadratic cost function is considered. For a more detailed explanation
of the choice of norms, the interested reader is referred to [11].




||yref (l + 1)− y(l + 1)||2Q + λu||∆u(l)||22. (2.41)
The squared 2-norm vector ξ (i.e., the first term in (2.41)) weighted with the penalty matrix
Q ∈ Rny×ny ,
||ξ||2Q = ξTQξ, (2.42)
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penalizes the deviation of the output vector y(l) from its reference vector yref (l), that is,
the predicted tracking error. The squared norm vector requires the penalty matrix Q to be
positive definite and symmetric, otherwise it does not induce a norm [11].
The second term in (2.41) is defined as
∆u(l) = u(l)− u(l − 1), (2.43)
which refers to the switch positions. The weighting factor λu on the switching effort is a
non-negative scalar, i.e., λu ∈ R. See Appendix A for general definitions of the norm relative
to a vector and the positive definitiveness of a matrix.
The diagonal entries of the penalty matrix Q are used to prioritize the minimization of
the tracking error of the output variables. In the case of controlling a dc-to-dc converter,
priority can be given to either the inductor current or the capacitor voltage. For example, if
the tracking accuracy of the inductor current is considered more important relative to that
of the capacitor voltage, then a more substantial penalty is imposed on the inductor current
tracking error and the capacitor voltage tracking error is penalized less.
The weighting factor λu sets the trade-off between the tracking error and the switching
effort (a direct measure of the switching frequency or the switching losses [11]). By tuning λu
accordingly, between 0 ≤ λu ≤ ∞, the trade-off is adjusted. As λu → 0, the switching tran-
sitions become less restricted; hence, the tracking error is prioritized more [12]. Conversely,
as λu → ∞, the switching transitions become more restricted; hence, the tracking error is
prioritized less [12].
Therefore, the switching frequency fsw of the system is adjusted by λu. It is important
to note that the switching frequency for direct MPC is variable. Thus, fsw refers to the av-
erage switching frequency of the system. Direct MPC inherits the challenge of choosing the
appropriate values of the weighting factors since they are not always apparent.
Optimization stage
By minimizing the cost function, subject to the discretized internal dynamic model of the
system over the prediction horizon, and imposing constraints on the input variable, the solu-
tion to the optimization problem is obtained. The result of the optimization problem is the
optimal sequence Uopt(k) of the manipulated variables. The optimization problem is stated
as follows
Uopt(k) = arg min
U(k)
J(x(k),U(k)) (2.44a)
subject to x(l + 1) = A(u(l))x(l) +B(u(l))u(l) (2.44b)
y(l + 1) = Cx(l + 1) (2.44c)
u(l) ∈ U , (2.44d)





opt(k + 1) . . . u
T
opt(k +Np − 1)
]T
, (2.45)
which results in the optimal behaviour of the system. It should bementioned that, the optimal
solution in (2.45) is an open-loop solution.
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2.3.5 Receding horizon policy
The optimal switching sequence Uopt(k) in (2.45) is a result of the open-loop optimization
problem in (2.44), as mentioned in Section 2.3.4. In any case, the system requires a closed-loop
control scheme to cope with uncertainties and disturbances that may occur, making the sys-
tem more robust. Thus, the so-called receding horizon policy is applied to provide feedback
[11]. It works as follows; out of the optimal switching sequence Uopt(k), only the first ele-
ment, uopt(k), is applied to the system at the sampling instant k. At the next sampling instant
k + 1, the procedure is repeated. That is, by setting k to k + 1 and obtaining new measure-
ments, the optimization problem in (2.44) is solved over the shifted prediction horizon. The
principle of the receding horizon policy is illustrated in Figure 2.17.
k − 1 k k + 1 k +Np





(a) Prediction horizon at the sampling instant k. The time t = kTs.
k − 1 k k + 1 k + 2 k +Np + 1






(b) Prediction horizon at the sampling instant k + 1. The time t = (k + 1)Ts.
Figure 2.17: Illustrative example of the principle of the receding horizon policy. The optimal
switching sequence Uopt(k) is computed over a prediction horizon of Np and only the first
element uopt(k) is applied. The predicted output y(k) tracks the given reference yref (k). At
the next sampling instant, the procedure is repeated and the sequenceUopt(k+ 1) is obtained.
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2.3.6 MPC based on exhaustive search
In many instances, the underlying optimization problem (2.44) is solved via the enumeration
of all the possible switching sequences that can be assumed byU(k). All the possible switching
sequences are given by U(k) ∈ UNp , also referred to as candidate solutions. For each of these
switching sequences, the cost function is computed. The switching sequence that results in
the lowest cost is the optimal solution, and its first element is applied to the system. This
concept is well-known as exhaustive search. Algorithm 1 shows its implementation.
Algorithm 1 Exhaustive search
1: function uopt(k) = MPC (x(k), u(k − 1))
2: Jopt(k) =∞, Uopt(k) = ∅, uopt(k) = ∅
3: for all U (k) over Np do
4: J = 0
5: for l = k to k +Np − 1 do
6: x(l + 1) = A(u(l))x(l) +B(u(l))u(l)
7: J = J + ||yref (l + 1)− y(l + 1)||2Q + λu||∆u(l)||22
8: end for
9: if J < Jopt(k) then




Below is the procedure followed by a model predictive controller based on exhaustive search:
1. Obtain the switch position u(k − 1) and measurements for x(k).
2. Execute Algorithm 1.
3. Apply uopt(k) to the system.
4. Set k = k + 1, by shifting the prediction horizon with one sampling instant.
5. Return to step 1.
2.3.7 Computational burden
The underlying optimization problem based on direct MPC with reference tracking forms its
basis on decision variables that are constrained to be integer variables. The integer variables,
due to their nature (i.e., hard constraints) result in a non-convex optimization problem which
is difficult to solve. By adding more integer variables, that is, by extending the prediction
horizon, the number of possible solutions increases exponentially.
As previously discussed in Section 2.3.6, the optimization problem can be solved using the
exhaustive search method. However, exhaustively solving the optimization problem becomes
computationally intractable upon increasing the prediction horizon. Hence, this method is
computationally feasible only for short prediction horizons of Np = 1 or Np = 2.
Fortunately, the non-convex optimization problem can be solved efficiently with a long
prediction horizon by using a branch-and-bound technique [12]. In addition to that, the
computations required can be further reduced, and at the same time, maintain a sufficiently
long prediction horizon by employing a move blocking strategy [14]. The two optimization
methods and relevant examples are discussed in the following two sections.
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2.4 Branch-and-bound technique
2.4.1 Introduction to the branch-and-bound technique
The branch-and-bound technique seeks to reduce the number of candidate solutions investi-
gated, instead of enumerating all of the candidate solutions as done with the exhaustive search
method. The technique significantly reduces the computational burden of solving the opti-
mization problem, and thus enabling the use of long prediction horizons in power electronic
applications.
The branch-and-bound technique is performed through a depth-first traversal of a search
tree with depth n = Np. Figure 2.18 shows an example of a search tree. The branches of
the search tree represent the admissible switch positions U = {0, 1}, which are the elements
of the switching sequence U(k). The admissible switching positions are considered at every
level j of the search tree. Firstly, an initial upper bound cost is chosen. The details of how to
obtain a good initial upper bound cost will follow
During the traversal of the search tree, the branches are explored. While exploring a
particular branch, a node is visited, and the cumulative cost at that node is calculated. If the
cumulative cost at that node exceeds the current upper bound, the branch is pruned. Implying
that the uninvestigated candidate solutions of the current branch are suboptimal, and thus,
no further exploration of the branch is required. After pruning the branch, the candidate
solutions are reduced earlier in the search process, and the next branch is explored. When
the bottom node, referred to as a leaf node, is reached while exploring a branch, then a full
switching sequence has been assembled. If the cumulative cost at the leaf node does not exceed
the current upper bound, the upper bound is updated, and the incumbent optimal solution
is updated if it is still within the upper bound. It is important to note that a certificate of





u1 = 0 u1 = 1
Figure 2.18: Example of a search tree with depth n = Np. The entries of the switching
sequence are represented by j which denotes the level in the search tree. The switch positions
U = {0, 1} are represented by the branches of the search tree.
2.4.2 The initial upper bound guess
To implement the branch-and-bound technique, and solve the optimization problem in a time-
efficient manner, requires a good initial upper bound cost Jini to warm-start the optimization
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process. A method known as the educated guess can be used to determine a good initial upper
bound cost [12]. It works in this way; the entries of Uopt(k − 1) are shifted forward by one
sampling instant and repeating the last switch position. The guessed switching sequence
Uini(k) =

0 I 0 . . . 0
0 0 I
. . . ...
... . . . . . . 0
0 . . . . . . 0 I
0 . . . . . . 0 I
Uopt(k − 1),
with I as the identity matrix, is obtained and used to calculate the initial upper bound cost
Jini. The educated guess forms its basis on the assumption that the switching sequence ob-
tained at the next sampling instant matches the ones that were discarded by following the
receding horizon policy. Therefore, Uini(k) is considered a feasible solution of the optimiza-
tion problem (2.44).
2.4.3 Illustrative example of the branch-and-bound technique
Consider a dc-to-dc boost converter with a prediction horizon of Np = 4. An example of a
search algorithm in progress is shown Figure 2.19. The search algorithm demonstrates how
the branch-and-technique traverses the search tree during the optimization procedure in order





u1 = 0 u1 = 1
Figure 2.19: Example of a search tree with depth n = 4. The branches that have not been
explored in the search process are denoted by the gray dashed lines. The red branches and
nodes indicate the branches that were explored, however, the cumulative cost at the red node
exceeded the upper bound. The branches that were traversed and evaluated are represented
in black, and the green node represents the optimal solution. Adopted from [29].
The search algorithm traverses the tree from the left-to-right branch at any node in the search
tree, that is, from switch position (0) to switch position (1), except for when it reaches the leaf
nodes. Starting from the top of the search tree, also known as the root node, the initial upper
bound cost is set to Jini. The first element ofU(k) is u1 = 0 (i.e, a partial candidate solution)
at the first level j = 1 of the search tree. By using u1 = 0 and calculating the candidate
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cost, it turned out that the candidate cost is less than the upper bound, and thus, the current
branch should be explored further. Now moving to the second level of the search tree with




been assembled. After calculating the candidate cost, it is found that the cumulative cost
also exceeds upper bound; therefore, the branch is pruned, implying that there is no need to
explore the branch any further. Thereafter, the next branch is considered with u2 = 1 and
a partial switching sequence U(k) =
[
0 1
]T . Again the candidate cost is calculated and the
cumulative cost compared to the upper bound. It turned out that the cumulative cost exceeds
the upper bound. Therefore, the branch is pruned. Through backtracking, the second branch
of the root node u1 = 1 at the first level j = 1 is explored. The candidate cost is calculated,
and it is found that it is less than the upper bound. The second element is u2 = 0, with
a partial switching sequence U(k) =
[
1 0
]T . The cumulative cost is calculated, and it is
less than the upper bound. Branching further down the search tree, at the next level j = 3
with u3 = 0, the switching sequence is U(k) =
[
1 0 0
]T . After calculating the cumulative
cost, it turned out to be less than the upper bound. Therefore, the branch is explored further
down to the element of the switching sequence u4 = 0. Finally a full switching sequence
U (k) =
[
1 0 0 0
]T is assembled. The cumulative cost is calculated, and it turned out
that it is less than the upper bound, therefore, the upper bound is updated. The incumbent
optimal solution is updated. The next branch with u4 = 1 is evaluated and it turns out that
the cumulative cost exceeds the current upper bound. Through backtracking, the branch with
u3 = 1 is investigated and it turned out that the cumulative cost exceeds the current upper
bound, and the branch is pruned. The search algorithm backtracks to evaluate the branch
on level j = 2 with u2 = 1. After calculating the cumulative cost, and it is found that the
cumulative cost exceeds the current upper bound, and the remaining branch is pruned. A
certificate of optimality is issued to the incumbent optimal solution Uopt(k).
In the practical implementation of the branch-and-bound technique on an FPGA, after
the search algorithm has traversed the entire search tree and none of the options are viable in
terms of cumulative cost, the best solution found during the search process will be used as the
optimal solution. This will be further discussed in Chapter 5.
In [15], an algorithm that implements the branch-and-bound technique recursively is pro-
posed. Algorithm 2 shows the implementation.
Algorithm 2 Branch-and-bound technique
1: function uopt(k) = MPC (U , x(k), u(l − 1), J , Jopt, l)
2: Jopt(k) =∞, U = ∅, Uopt(k) = ∅, uopt(k) = ∅, k = l
3: for each u(l) ∈ U do
4: x(l + 1) = A(u(l))x(l) +B(u(l))u(l)
5: J = J + ||yref (l + 1)− y(l + 1)||2Q + λu||∆u(l)||22
6: if J < Jopt(k) then
7: if l < k +Np − 1 then
8: MPC (U , x(l + 1), u(l), J , Jopt, l + 1)
9: else
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2.5 Move blocking strategy
2.5.1 Introduction to the move blocking strategy
Various power electronic applications require a long prediction horizon NpTs to successfully
tackle a control problem. For example, a dc-to-dc boost converter requires a sufficiently long
prediction horizon to account for the non-minimum phase behaviour it exhibits [26]. How-
ever, as mentioned earlier in Section 2.3.7, merely increasing the number of prediction steps
Np results in an exponential increase in the number of possible solutions, and consequently,
an increase in the number of calculations required.
On the other hand, the sampling interval Ts could be increased while keeping the number
of prediction steps few. Nevertheless, this is also not a viable solution. Since the switching
occurs only at the sampling instants, by increasing the sampling interval, the resolution of
the possible sampling instants becomes unacceptable.
To overcome the plausible contradiction of achieving a long prediction horizon either
with an increase in the number of time-steps or a longer sampling interval, the so-called move
blocking strategy can be employed [13, 14, 15].
2.5.2 Implementation of the move blocking strategy
The concept of the move blocking strategy involves splitting of the prediction horizon into
two parts. The first part of the prediction horizon has the number of steps denoted by N1,
and for the second part, the number of steps are denoted byN2, withN1, N2 ∈ N+, whereN+
refers to positive integers. For the entire prediction horizon, the total number of prediction
steps Np = N1 +N2.
The first part of the horizon with N1 steps is sampled finely with a sampling interval Ts,
and the second part of the horizon with N2 steps is sampled more coarsely with a multiple
of Ts, that is, with T ′s = nsTs, where ns ∈ N+. As a result, the total length of the prediction
horizon is a sum of the prediction lengths of the first and second part, which is given by
N1Ts +N2T
′
s = (N1 + nsN2)Ts.
Note that high-resolution sampling of the system is required, particularly for the first
N1 steps, mainly because the state transitions can only occur at sampling instants. Also, by
sampling the steps N2 that are farther in the future more coarsely, obtains a long prediction
interval. Thus, the desired goals are achieved, namely:
• Achieving a sufficiently long prediction horizon without a subsequent increase in the
computational burden.
• Achieving a sufficiently long prediction horizon without decreasing the “effective” tim-
ing resolution required for accurate switching transitions.
2.5.3 Illustrative example of the move blocking strategy
To get a clearer understanding of themove blocking scheme, consider a system that can assume
the switch positions U = {0, 1} as the input vector. For a prediction horizon of Np = 12, a
switching sequence U(k) =
[
1 0 1 0 1 1 1 0 1 0 1 1
]T shown in Figure 2.20a
can be assumed. If a single sampling interval Ts is applied for the entire prediction horizon, the
length of prediction horizon is 12Ts, and the resulting output trajectory would be as shown
in Figure 2.20b.
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k k + 4 k + 8 k + 12 k + 16 k + 20
(b) Predicted steps.
Figure 2.20: Without move blocking. Replicated from [13].
By implementing the move blocking scheme with N1 = 8, N2 = 4 and ns = 3. The resulting
switching sequence is shown in Figure 2.21a, and the output trajectory would be as shown
in Figure 2.21b. Even though the prediction horizon still has the same number of time-steps
Np = 12, that is N1 +N2, the total prediction length of the prediction horizon is now 20Ts.




k k + 4 k + 8 k + 12 k + 16 k + 20
(b) Predicted steps.
Figure 2.21: With move blocking. Replicated from [13].
In [13], an algorithm that implements the move blocking strategy based on the exhaustive
search method is proposed. The algorithm is shown in Algorithm 3.
Algorithm 3 Move blocking strategy
1: function uopt(k) = MPC(x(k), u(k − 1))
2: Jopt(k) =∞, Uopt(k) = ∅, uopt(k) = ∅
3: for all U (k) over Np do
4: J = 0
5: for l = k to k +Np − 1 do
6: if l < k +N1 then
7: x(l + 1) = f1(x(l),u(l))
8: else
9: x(l + 1) = f2(x(l),u(l))
10: end if
11: J = J + ||yref (l + 1)− y(l + 1)||2Q + λu||∆u(l)||22
12: end for
13: if J < Jopt(k) then






Model predictive control of a dc-to-dc
boost converter
3.1 Introduction
This chapter discusses the modelling of a dc-to-dc boost converter used to implement long-
horizon direct MPC. The optimal control formulation for the boost converter is presented,
with a detailed explanation of the difficulty encountered with controlling the active capacitor
voltage. The benefits of using the move blocking strategy to alleviate the challenge faced are
explained. A non-recursive algorithm that incorporates both the branch-and-bound technique
along with the move blocking strategy is presented. The two optimization methods are used
to reduce the computational burden of long prediction horizons for the practical implemen-
tation of the controller on an FPGA. Several symbols and concepts introduced in Chapter 2
are repeated in this chapter for convenience. The chapter concludes with a summary.
3.2 Modelling and control law formulation
To recap the study presented in this thesis: a dc-to-dc boost converter was introduced to divert
the ripple current generated in a battery-powered single-phase dc-to-ac converter away from
the battery to an active capacitor. This method of ripple energy compensation introduces a
control problem. The proposed control strategy, referred to as long-horizon direct MPC, in-
troduced in Section 2.3, is used to control the boost converter in order to solve the underlying











Figure 3.1: Topology of the dc-to-dc boost converter.
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The dynamic evolution of the system is described by the continuous-time state-space repre-
sentation in-terms of the switch position u as
ẋ(t) =
{
F0x(t) +Gu(t), S1 = 0 & S2 = 1, Mode 1








is the state vector which includes the inductor current and the active capacitor voltage. The





















The switch positions of the individual switches are restricted to u ∈ U , where U = {0, 1}.
Hence, the switching transitions operate as follows: when u = 1, switch S1 is on and S2 is
off ; and when u = 0, switch S1 is off and S2 is on. In Figure 3.2, a graphical summary of the







u = 0 u = 1
u = 1
u = 0
Figure 3.2: The continuous-time state-space representation of a boost converter presented as
a continuous-time automation.
Using exact discretization [11], the continuous-time state-space representation of the system
in (3.1) is discretized. The resulting discrete-time state-space representation of the system is
given by
x(k + 1) =
{
A0x(k) +B0u(k), S1 = 0 & S2 = 1, Mode 1
A1x(k) +B1u(k), S1 = 1 & S2 = 0, Mode 2
(3.4)
where
A0 = I2 (3.5a)
A1 = e
F1Ts (3.5b)
B0 = TsG (3.5c)
B1 = −F−11 (I2 −A1)G, (3.5d)
with Ts being the sampling period and e as the exponential matrix. I2 denotes the 2 × 2
identity matrix. The two different modes of operation of the boost converter are illustrated
in Figure 3.3 as an automation for the discrete-time state-space representation.
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 3. MODEL PREDICTIVE CONTROL OF A BOOST CONVERTER 43
x(k + 1) =
A0x(k)+
B0u(k)
x(k + 1) =
A1x(k)+
B1u(k)
u = 0 u = 1
u = 1
u = 0
Figure 3.3: The discrete-time state-space representation of a boost converter presented as a
discrete-time automation.
The control objective for the boost converter is two-fold. First, the inductor current iL(t)
should accurately track the ripple current ir(t) in (2.32). It is important to note that, min-
imizing the current tracking error is the main control objective since all the ripple current
needs to be diverted away from the battery. Second, the active capacitor voltage vc(t) must be
allowed to fluctuate over a wide range, as discussed in Section 2.1.5. Thus, the active capac-
itor voltage should be regulated along with the time-varying reference signal given in (2.28)
to allow a significant amount of ripple energy through the charging and discharging of the
capacitor.
By applying reference tracking to the controlled variables and penalizing the switching




||xref (l + 1)− x(l + 1)||2Q + λu||∆u(l)||22, (3.6)




iref (t) vref (t)
]
. (3.7)







as the penalty matrix. The diagonal entries of Q, i.e., λ1 and λ2, are used to prioritize the
different state variables, and we know that the main control objective is to minimize the
current tracking error. Thus, the inductor current must be prioritized by penalizing the
corresponding error more heavily than that of the active capacitor voltage. To achieve this,
λ1 > λ2. Implying that a larger value of λ1 which corresponds to the current tracking error,
is chosen.
The second term in (3.6) has
∆u(l) = u(l)− u(l − 1),
as the switching effort and λu as the weighting factor.
With the switching sequence of the switching states over the prediction horizon of Np,
introduced as U(k) =
[
u(k) u(k + 1) . . . u(k +Np − 1)
]T , the optimization problem is
stated as
Uopt(k) = arg min J
U(k)
subject to (3.4),
U(k) ∈ {0, 1}Np .
(3.9)
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3.3 Optimal control of the boost converter
3.3.1 Control of the active capacitor voltage
The most common control techniques for the closed-loop operation of a boost converter can
be divided into two main groups, namely, voltage-mode control and current-mode control.

































(b) The current-mode control scheme.
Figure 3.4: Block diagrams of control loops for the boost converter. Adapted from [26].
With voltage-mode controllers, only a single control loop is used that directly controls the ca-
pacitor voltage in the absence of an intermediate current control loop as shown in Figure 3.4a.
Typically, a modulator is used to indirectlymanipulate the switching state u, bymodifying the
duty cycle d. The controller minimizes the voltage error verr(t) between the measured capac-
itor voltage vc(t) and its reference value vref (t). If a linearized model of the boost converter
is assumed, the control-to-output transfer function contains a zero on the right half-plane
[26, 14]. This results in a reverse-response system behaviour during transients [26, 14]. Thus,
with respect to the control input, i.e, the duty cycle, the control of capacitor voltage becomes
difficult since it relates to a second-order system with a non-minimum phase behaviour [26].
The non-minimum phase behaviour is better explained with an example; upon increasing
the voltage across the capacitor, the duty cycle must also increase. However, initially, the
capacitor voltage drops before it actually starts to rise again, implying that the sign of the gain
is not always positive.1
1The gain referred to here is from the duty cycle to the capacitor voltage.
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On the other hand, current-mode controllers use two control loops. The control loops
give rise to a cascaded control concept, which comprises of an inner and outer loop, as shown
in Figure 3.4b. The outer loop regulates the measured capacitor voltage along its reference
by manipulating the inductor current reference iref (t) in order to eliminate the voltage error.
The inner loop regulates themeasured inductor current iL(t) alongwith its reference. Usually,
current-mode controllers are used instead of voltage-mode controllers, since they exhibit a
minimum phase behaviour with respect to the control action [26]. They relate to a first-order
system.
With that being said, the primary difficulty associated with boost converters becomes
apparent when controlling their capacitor voltage without an intermediate current control
loop [26].
The MPC based controller employed in this thesis achieves both voltage and current con-
trol with a single control loop, which is one of its main advantages. However, this implies
that the active capacitor voltage is directly controlled and the system exhibits a non-minimum
phase behaviour. To overcome the obstacle associated with direct voltage control, a suffi-
ciently long prediction horizon NpTs is required. With a long prediction horizon, the con-
troller can predict beyond the initial voltage dropwhen increasing the active capacitor voltage,
and also ensures that any potential closed-loop stability issues are avoided [26]. Thanks to the
move blocking strategy which was introduced in Section 2.5, a long prediction horizon can
be achieved without a subsequent increase in the number of computations required to solve
the optimization problem formulated in (3.9).
To illustrate the effectiveness of the move blocking strategy, consider Figure 3.5 where the
given voltage reference for the capacitor voltage increases in a stepwise manner, at the time
instant kTs. The capacitor voltage vc(t) is required to follow that reference. However, as
already mentioned earlier, due to the non-minimum phase nature of the system, initially, the
capacitor voltage tends to drop before it starts to increase. Thus, the controller must be able
to predict the final voltage increase, and at the same time maintain closed-loop stability. In
this example, a prediction horizon ofNp = 20 is required to obtain a corresponding switching
sequence that achieves this objective, refer to Figure 3.5a. The total length of the prediction
horizon will be NpTs = 20Ts.
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(a) Without move blocking.




(b) With move blocking.
Figure 3.5: Illustrative example of the effectiveness of the move blocking strategy [26]. With-
out move blocking, a prediction horizon ofNp = 20 of equal time intervals is required. With
move blocking, a prediction horizon of Np = 12 is sufficient to achieve the same closed-loop
result obtained without move blocking, with N1 = 8, N2 = 4, and ns = 4. The total predic-
tion length is 24Ts.
Assuming that the optimization problem is solved via the enumeration of all possible switch-
ing sequences that can be assumed, then |U|Np candidate solutions need to be examined. |U|Np
indicates the number of elements in U . Refer to Section 2.3.6 for information regarding the
exhaustive search method of solving the optimization problem.
With |U| = 2 and Np = 20, results in 220 = 1 048 576 candidate solutions. On the other
hand, by employing the move blocking strategy and setting N1 = 8, N2 = 4 and ns = 4 (see
Section 2.5.2 for the definition of these symbols), results in a prediction horizon of Np = 12,
and a total prediction length of 24Ts, which is more than sufficient to achieve the desired goal.
Now, only 212 = 4 096 candidate solutions need to be examined. The computations
required are reduced by three orders of magnitude, or by 99.6 %. With the move blocking
strategy, a much smaller number of prediction steps into the future are required to achieve
the same closed-loop result obtained without move blocking, see Figure 3.5b.
In summary, with move blocking, we predict the first few instants very finely, then, we
make the later predictions more coarse so we can see further into the future. Thus, we get the
best of both worlds: a fine prediction and a long horizon in time, as explained in Section 2.5.2.
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3.3.2 Control algorithm
In general, the optimization problem in (3.9) is computationally demanding. As explained
in Section 2.3.7, its computational complexity increases exponentially by extending the pre-
diction horizon. This indicates that the total number of candidate solutions for the problem
under investigation increases when the prediction horizon is extended.
A relatively long prediction horizon is required to improve the performance of the boost
converter, especially for the control of the active capacitor voltage, furthermore, to ensure the
close tracking of the reference ripple current by the inductor current. In the previous section,
the move blocking strategy was explained as a method of reducing the computations required
while maintaining a sufficiently long prediction horizon. To further reduce the computations
required, the branch-and-bound technique introduced in Section 2.4, can be used. Both the
branch-and-bound technique, along with the move blocking strategy enable the implementa-
tion of the controller in real-time on an FPGA.
Initial upper bound cost algorithm
To warm-start the optimization process using the branch-and-bound technique, a good choice
of the initial upper bound cost Jini is required. The switching sequence Uini(k) used to com-
pute the initial upper bound cost is obtained using the educated guess method as explained in
Section 2.4.2. The code implementation for the initial upper bound cost calculation is shown
in Algorithm 4.
Algorithm 4 Initial upper bound cost
1: function Jini = InitialCost (xmeas(k), u(k − 1), Uopt(k − 1))
2: x(k) = xmeas(k)
3: J = 0
4: j = 1
5: for j = 1 to Np do
6: if j < k +N1 then
7: x(j + 1) = f1(x(j), Uini(j))
8: else
9: x(j + 1) = f2(x(j), Uini(j))
10: end if
11: xerr(j + 1) = xref (j + 1)− x(j + 1)
12: if j = 1 then
13: J = J + ||xerr(j + 1)||2Q + λu||u(j − 1)−Uini(j)||22
14: else
15: J = J + ||xerr(j + 1)||2Q + λu||∆Uini(j)||22
16: end if
17: end for
18: Jini = J
19: end function
In the algorithm, the function f represents the state updates of the discrete-time state-space
model of the boost converter, given in (3.4). The subscripts of the function given as 1 and 2,
correspond to the two different sampling intervals, Ts and T ′s, respectively, conforming to the
move blocking strategy as explained in Section 2.5.2. The term ∆Uini(j) in the initial cost
calculation is given by ∆Uini(j) = Uini(j − 1)−Uini(j).
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Non-recursive MPC algorithm
The algorithm presented in Section 2.4.3 that can be used to implement the branch-and-bound
technique employs recursion (see Algorithm 2). The implementation of the branch-and-
bound technique is complex, and on top of that, using recursion will come at a great expense
with regards to the amount of resources used when implementing the controller in real-time
on an FPGA. Therefore, solving the optimization problem recursively must, by all means, be
avoided. In this thesis, the non-recursive branch-and-bound algorithm from [29] is adopted
to implement the branch-and-bound technique, and it is modified to incorporate the move
blocking strategy. The algorithm is shown in Algorithm 5 and will be explained thereafter.
Algorithm 5 Non-recursive MPC Algorithm
1: function uopt(k) = MPC (x(k), u(k − 1), Jini)
2: Jopt(k) = Jini
3: uopt(k) = ∅
4: j = 1
5: set each element in Uopt(k) = 0
6: set each element in branch = 0
7: set each element in Jcum = 0
8: while solutionfound = 0 do
9: uj = branchj
10: if j < k +N1 then
11: x(j + 1) = f1(x(j), u(j))
12: else
13: x(j + 1) = f2(x(j), u(j))
14: end if
15: xerr(j + 1) = xref (j + 1)− x(j + 1)
16: J = Jcumj + ||xerr(j + 1)||2Q + λu||∆u(j)||22
17: if J < Jopt(k) then
18: Uopt(k) = u
19: Jopt(k) = J
20: branchj + +
21: else
22: j + +
23: Jcumj = J
24: end if
25: for q = Np downto 2 do
26: if branchq > 1 then
27: branchq = 0
28: j = q − 1
29: branchj + +
30: end if
31: end for
32: if branch1 > 1 then
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Both the recursive and non-recursive algorithm traverse the search tree in the same order as il-
lustrated in an example in Section 2.4.3. However, the non-recursive algorithm, Algorithm 5,
uses two different types of pointers to keep track of the explored branches. The first pointer,
denoted by j, is known as the level pointer, which keeps track of what level in the search
tree is currently being explored. The pointer has a range from 1 to n (where n = Np), i.e.,
j = 1, 2, . . . , Np. The second pointer, denoted by branchj , is known as the branch pointer,
where branchj = 0, 1, referring to the admissible switch positions of the boost converter
semiconductor switches. The branch pointer keeps track of what branch in the search tree is
being investigated at a given level. The array branch stores Np of such pointers.
The major difference between the recursive and non-recursive algorithm is on how back-
tracking is performed. The non-recursive algorithm evaluates Np − 1 if-statements from line
25 to 31 to realize backtracking, whereas, with the recursive algorithm an element is popped
out from a stack.2
The procedure for backtracking as realized in Algorithm 5, is illustrated in Figure 3.6.
The way it works is explained as follows: first, recognize that the procedure evaluates the
branch pointer from bottom to top, if a branch pointer is more than 1, it entails that the
switch position does not form part of the set U ∈ {0, 1}, thus, the branch pointer is set to 0.
Thereafter, the current level is decreased by one and the next branch of the node is evaluated.
Upon reaching the top, i.e., the first level, if the branch pointer branch1 > 1, it entails that the
entire search tree has been fully explored and the search algorithm terminates. A certificate
of optimality is issued.
2Here, a stack is referring to the retrieving of data in an array as used in modern programming, in a “last in,
first out” or LIFO order.
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branch4 = 1j = 4
u1 = 0 u1 = 1
(a) In this example, the search algorithm has reached the leaf node, with the assembled switching
sequence U(k) =
[
0 1 1 1
]
. Upon finishing the evaluation, the branch pointer at the bottom





j = 1 u1 = 0 u1 = 1
(b) In this example, during backtracking, the branch pointer at the bottom-level j = 4 is set back to
branch4 = 0, and the current level decreased to j = 3. Since the current branch has been explored,
the branch pointer at that level is incremented to branch3 = 2 (/∈ U), therefore it is set back to
branch3 = 0. After this, the current level decreased to j = 2 and the branch pointer at the second
level is incremented to branchj = 2 (/∈ U), thus, set back to branch2 = 0 and the current level is
decreased to j = 1, the top-level. At the top level, the branch pointer is incremented to branchj = 1.





Figure 3.6: Illustration of backtracking as realized by the non-recursive algorithm. The branch
that is currently being explored is represented by the blue lines, which relates to the assembled
switching sequence.
Once the switching sequence Uopt(k) =
[
uopt(k) uopt(k + 1) . . . uopt(k +Np − 1)
]T is
obtained from Algorithm 5, at time step k. Out of the sequence, only uopt(k), i.e., the first
element, is applied to the boost converter. The rest of the switching sequence is discarded.
The procedure is repeated based on new measurements at the next time step k+ 1. Figure 3.7
shows a block diagram of the proposed control system.
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compute cost Algorithm 4
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Figure 3.7: Block diagram of the proposed controller based on long-horizon direct MPC.
3.3.3 Generation of the reference ripple current
For ripple energy compensation to be possible, the reference ripple current iref (t) in (3.7),
given to the controller, should have the correct magnitude and phase angle. In order to obtain
an accurate reference ripple current, a band-pass filter can be used. A band-pass filter attenuates
all the other harmonics except for the target harmonic, in this case, the second-order harmonic
component. Therefore, it is well suited for this purpose. The transfer function of a second-











whereH0, ωf andQf denote the gain, the center frequency and the quality factor of the filter,





with ∆ωf as the bandwidth. The quality factor can be tuned to adjust the bandwidth of the
filter. For this specific application, the filter has a gain of 1 (unity gain), and a centre frequency











Figure 3.8: Frequency response of the band-pass filter.
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The procedure of obtaining the reference ripple current is as follows; the rectified current i(t)
that flows between the single-phase dc-to-ac converter and the boost converter, as shown in
Figure 2.13, is passed through a band-pass filter. Figure 3.9 shows an illustration.
The rectified current consists of the dc component, the second-order harmonic compo-
nent, and high-switching frequency components. Therefore, when passed through the filter,
all the other harmonic components are attenuated, leaving only the second-order harmonic
component, i.e., the ripple current ir(t) in (2.32). Hence, at the output terminal of the filter,
the ripple current is generated.
Hf (s)
i(t) ir(t)
Figure 3.9: Illustration of the generation of the reference ripple current.
Note that the band-pass filter introduces a delay during the filtering process. The exact magni-
tude and phase angle of the ripple current is only obtained after ir(t) has reached steady-state
operation. Hence, the generated ripple current at the output terminal cannot be used in the
controller directly from the filter. Instead, during steady-state operation, the magnitude and
phase angle of ir(t) is measured and used to re-calculate a suitable reference for the controller.
The calculated ripple current is in the form
ir(t) = Ir cos(2ω1t− φ), (3.12)
where Ir is the magnitude of the ripple current and φ is the phase angle, as already mentioned
in Section 2.11.
It is extremely important to note that the reference ripple current fed to the controller be
180° out of phase with the second-order harmonic component of i(t). This allows for ripple
energy compensation to be possible. Thus, the calculated reference ripple current
iref (t) = Ir cos(2ω1t− (φ− 180°)), (3.13)
will be used in the controller.
3.4 Summary
In this chapter, the principles and concepts of MPC introduced in Chapter 2 were used. The
modelling of the boost converter and the formulation of the optimal control law for the
converter were presented. Due to the non-minimum phase behaviour that boost converters
exhibit, controlling their capacitor voltage in the absence of an intermediate current control
loop is challenging. In this thesis, the proposed MPC strategy directly controls the active
capacitor voltage of the boost converter; thus, the move blocking strategy was used to address
the associated problem. To further improve the performance of the system, long prediction
horizons are required. Therefore, a non-recursive MPC algorithm that incorporates both
a branch-and-bound technique and the move blocking strategy to implement long-horizon
direct MPC, in an efficient manner on a low-cost FPGA, was formulated.
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Performance evaluation of long
prediction horizons
4.1 Introduction
One crucial detail that the reader should take note of is that second-order harmonic currents
generated on the dc side of a single-phase dc-to-ac converter are not produced only by a grid-
connected system. A stand-alone system can also generate the same ripple current through
the dc bus. In this chapter, simulations of both a grid-connected system and a stand-alone
system are presented. The simulations are performed to verify the effectiveness of the control
algorithms presented in Chapter 3, used to reduce the ripple current flowing through the
battery to an acceptable value. Firstly, the simulation results obtained from the steady-state
operation of both systems are presented, and the performance of each system is evaluated for
selected prediction horizons, with Np = 10, as the longest prediction horizon considered.
Secondly, the response time of the controller during transients for a prediction horizon of
Np = 10 is investigated. A similar response of the controller to transients would be expected
for a grid-connected system, therefore, the simulations are only performed on the stand-alone
system via a reference step in the load current. Finally, the chapter concludes with a summary.
4.2 Procedure for performing simulations
The efficacy of ripple energy compensation in a single-phase dc-to-ac converter using a boost
converter with long-horizon MPC as the control method is verified through simulations in
MATLAB® Simulink. The simulations are carried out for both a grid-connected system and
a small-scale stand-alone system. For both systems, PWMwith unipolar switching is used for
the control of the single-phase dc-to-ac converter.1 The switching frequency for the converter
is set to fc = 20 kHz. The boost converter is controlled using long-horizon direct MPC.2
Unless stated otherwise, the sampling interval of the model predictive controller is chosen as
Ts = 25µs. As mentioned in Section 2.3.4, the switching frequency for direct MPC is variable
and it is adjusted using the weighting factor λu. To perform a thorough analysis of the benefit
of using long horizons, λu must be adjusted to attain the desired average switching frequency
for all the horizons considered. The chosen switching frequency fsw = 16 kHz.
1For convenience, the reader is referred to Section 2.1.3, for an in-depth study on PWM. Note that the
pulse-width modulator used throughout in this thesis is an open-loop controller.
2The reader is referred to Chapter 3 for information on the control of a boost converter.
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To generate the reference ripple current as discussed in Section 3.3.3, a discrete transfer
function block that implements the Z-transform transfer function of the band-pass filter is
used. A narrow bandwidth of 25 Hz is chosen, and as already mentioned earlier, the gain is
set to 1. The center frequency of the filter is the same as that of the target harmonic required.
In this case, the target harmonic fr = 100 Hz, since the fundamental frequency f1 = 50 Hz.
4.3 Steady-state operation
4.3.1 Grid-connected system
The parameters of the grid-connected system depicted in Figure 2.13, are given in Table 4.1.
Table 4.1: Grid-connected system simulation parameters.
Parameter Symbol SI value
Nominal line voltage Vac 230 V
Nominal dc voltage Vdc 400 V
Dc-link capacitance C ′dc 600µF
Boost converter active capacitance C 800µF
Boost converter inductance L 2.2 mH
Filter inductance Lac 2.2 mH
Power rating Po 18 kW
Power factor PF 0.98
Capacitance requirements
First and foremost, consider the case when the conventional method that utilizes a passive
dc-link capacitor is used for ripple energy compensation, instead of using an active capacitor.3
Considering a system with the rated parameters provided in Table 4.1, by using (2.23), the
calculated minimum capacitance of the dc-link capacitor required will be Cdc = 17.9 mF.
This capacitance value results from the chosen maximum allowed voltage ripple component
∆Vdc across the dc-link capacitor, which is 2 % of the nominal dc supply voltage.
Conversely, when using the active capacitor for ripple energy compensation, it is apparent
that the capacitance requirements are significantly reduced. Using (2.31), with the average
voltage of the active capacitor chosen as Vc = 700 V, the minimum capacitance required
is obtained as 233.9µF. Recall that for a boost converter, the instantaneous voltage of the
capacitor must be higher than the dc bus voltage (see Section 2.2), hence the choice of the
average voltage. This allows the active capacitor voltage to swing above the dc bus voltage.
During simulations, the capacitance of the active capacitor is adjusted in order to reduce
the ripple current significantly. Finally an active capacitor C = 800µF is chosen. A small
dc-link capacitor C ′dc = 600µF is used during the simulations. As mentioned before, C ′dc is
used only to filter the high frequency harmonics caused by the switching of the single-phase
dc-to-ac converter. Thus, the capacitance requirements for ripple energy compensation are
significantly reduced by approximately 95.5 %.
3Refer to Section 2.1.5 for information on ripple energy compensation using a passive dc-link capacitor.
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 4. PERFORMANCE EVALUATION OF LONG PREDICTION HORIZONS 55
Simulation waveforms
The grid-connected systemwith the parameters given in Table 4.1 is simulated and the rectified
current i(t) is obtained. Figure 4.1 shows the simulation waveform.








Figure 4.1: Simulation waveform of the rectified current i(t) obtained on the dc side of a
PWM controlled grid-connected single-phase dc-to-ac converter.
The rectified current i(t) is passed through a band-pass filter during the simulation of the
single-phase dc-to-ac converter. The ripple current in (3.12), i.e., the second-order harmonic
component
i100Hz(t) = 48.73 cos(2ω1t+ 283.6°),
is obtained at the output of the filter, in steady-state operation. Themagnitude and phase angle
of the second-order harmonic component is obtained. As already mentioned, the reference
ripple current used in the model predictive controller has to be 180° out of phase with second-
order harmonic component for ripple energy compensation to be possible. Therefore, the
reference ripple current used in the controller
iref (t) = 48.73 cos(2ω1t+ 103.6°).
The reference voltage vref (t) of the active capacitor is calculated using (2.28). The coef-
ficient value is set to k = 3.52, which is adjusted such that the instantaneous voltage of the
active capacitor is always higher than the dc bus voltage. The phase angle of the reference
voltage is determined by the phase angle of the reference ripple current. In general, the cur-
rent through a capacitor is phase-shifted by 90°. Since the current that flows through the
active capacitor is the ripple current, the reference voltage of the active capacitor should lag
the reference ripple current by 90°. As a result, the calculated voltage reference of the active
capacitor is given by
vref (t) =
√
36622.08− 10404 cos(2ω1t+ 193.6°).
Both the reference ripple current iref (t) and the voltage reference vref (t) are given as entries to
the reference vector xref (t) in (3.7), for the implementation of the controller. Furthermore,
the parameters conforming to the move blocking strategy are set to N1 = 6, N2 = 4 and
ns = 4, resulting in a prediction horizon of Np = 10. This is the longest horizon considered.
The move blocking strategy suggests that the first six steps of the prediction horizon be finely
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sampled at Ts = 25µs, and the last four steps of the prediction horizon sampled at T ′s = 100µs
(see Section 2.5.1). The penalty matrix and the scalar weighting factor in the cost function
are chosen through trial-and-error as
Q = diag(90, 85) and λ2 = 1500,
respectively, with λu adjusted to attain an average switching frequency of fsw ≈ 16 kHz.
The steady-state performance of the controller is shown in Figure 4.2. The reference
signals are denoted by dashed lines, whereas solid lines denote the actual output signals of the
boost converter.


















(a) Reference tracking of the inductor current iL(t).














(b) Reference tracking of the active capacitor voltage vc(t).
Figure 4.2: Simulation waveforms of the inductor current and capacitor voltage of the boost
converter for Np = 10. The reference signals for the current and voltage, iref (t) and vref (t),
respectively, are denoted by the black dashed lines.
It should be apparent that the primary control objective of the model predictive controller is
achieved. Figure 4.2a shows that the dashed lines are concealed by the solid lines. This implies
that inductor current iL(t) tracks the given reference ripple current iref (t) accurately. How-
ever, the active capacitor voltage vc(t) does not accurately track the given time-varying voltage
reference vref (t). An offset exists between the two voltage signals, as shown in Figure 4.2b.
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As mentioned in Section 3.2, the current tracking error is prioritized by penalizing it
more heavily than the voltage tracking error. This ensures that all the ripple current flowing
through the battery is diverted into the boost converter to the active capacitor via the induc-
tor. In another simulation, when the voltage tracking error is penalized more heavily than the
current tracking error. It is observed that the active capacitor voltage closely tracked the volt-
age reference. Nonetheless, the inductor current became too sluggish to follow the reference
ripple current. This means the reference signals of the inductor current and active capacitor
are contradicting each other. The reason for this contradiction could be attributed to the over-
estimation of the importance of controlling either one of the system variables with respect to
the other, suggesting that both the inductor current and active capacitor voltage control could
be equally important. Also, the inductor current and active capacitor voltage are different in
nature, thus, coupling effects between the two system variables could exist [30].
Another reason could be associated with the initial assumption made in (2.27). It suggests
that all of the ripple power goes to the active capacitor. Thus, during positive ripple current
flow through the boost converter, the current ic(t) flowing through the active capacitor is
equal to the ripple current. Implying that all of the ripple current charges the active capacitor.
This assumption is used to derive the voltage reference in (2.28), which is used in the model
predictive controller for the control of the active capacitor voltage.
However, due to the switch S1 between the inductor L and the active capacitor C of the
boost converter, not all of the ripple current charges the active capacitor during the charging
mode. When the control input u = 0, and the switch S1 is off, the ripple current flows
through switch S2. This is shown in Figure 2.14. From this, it indicates that the switching
transitions of S1 and S2 during the charging and discharging modes of the active capacitor,
need to be taken into account to derive a better reference for the active capacitor voltage.
Figure 4.3 shows the battery current ib(t), as labeled in Figure 2.13. The battery current
is simulated with the initial voltages of the capacitors, C ′dc and C, set to the dc supply voltage
of 400 V, to avoid the switch-on surge current when the boost converter is turned on.4








Figure 4.3: Simulationwaveform of the battery current ib(t) through the battery. For the time
between t = 0 and t = 100 ms the boost converter is turned off, and for the time between
t = 100 ms and t = 300 ms, the boost converter is turned on. This indicates the time before
and after ripple energy compensation commences.
4In a physical practical circuit, a soft-start circuit is used to gradually increase the capacitor voltage to the
potential of the dc voltage supply. This avoids an inrush current from causing a large current spike on the dc
bus and thus, charging the capacitor too rapidly before the current goes into a steady-state operation.
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The simulation waveform of the battery current demonstrates ripple current reduction. From
the time between t = 0 and t = 100 ms, no control input is applied to the semiconductor
switches of the boost converter. Therefore, there is no ripple energy being compensated
for. Immediately at t = 100 ms, a control input u obtained from the non-recursive MPC
algorithm, Algorithm 5, is applied to the boost converter semiconductor switches, S1 and S2.
Concurrently, the active capacitor starts to charge and discharge while compensating for the
ripple energy. It is apparent that from t = 100 ms going onwards, the amplitude of the ripple
on the battery current is reduced significantly.
Harmonic analysis
A fast Fourier transform (FFT) analysis is carried out to analyze the harmonic components
contained in the current passing through the battery. Specifically, the second-order harmonic
component. Figure 4.4 shows the harmonic spectrumof the battery current ib(t) in Figure 4.3.
First, the analysis is done for the time when the boost converter is turned off. The amplitude
of the second-order harmonic component located at 100 Hz is found to be I100Hz ≈ 48.73 A,
as shown in Figure 4.4a. Thereafter, an analysis is done for the time when the boost converter
is turned on. The resulting harmonic spectrum of the battery current is shown in Figure 4.4b.
It can be seen that the amplitude of the second-order harmonic component has significantly
reduced; the measured amplitude is I100Hz ≈ 1.18 A.






































Figure 4.4: Harmonic amplitude spectrum of the battery current ib(t) in Figure 4.3 for the
time before and after the boost converter is turned on for ripple energy compensation.
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 4. PERFORMANCE EVALUATION OF LONG PREDICTION HORIZONS 59
From the given results, it is apparent that the proposed control strategy successfully reduced
the ripple current passing through the battery. The ripple current is not only reduced to the
recommended 10 % of the nominal battery current, but it is reduced to about 2.4 % of the
nominal battery current for a prediction horizon of Np = 10.
Performance evaluation of long horizons
The benefits of the long-prediction horizons on the proposed control strategy, for ripple
energy compensation, are analyzed by considering a diverse set of weighting factors λu for
different horizons. For each of the selected prediction horizon, λu is adjusted to try and
match an average switching frequency of fsw ≈ 16 kHz. The penalty matrix is kept at
Q = diag(90, 85)
same as for the previous simulations. Conforming to the move blocking strategy, ns = 4 is
used throughout the simulations. Due to the non-minimum phase behaviour that the boost
converter exhibits, unfortunately, for prediction horizonsNp < 3, the system is unstable and
never reaches steady-state operation. This shows longer prediction horizons are required to
solve the optimization problem successfully. Hence, only horizons Np > 2 are considered to
attain closed-loop stability.
Table 4.2 shows the measured amplitude of the second-order harmonic component for the
randomly selected prediction horizons. As alreadymentioned, the longest horizon considered
is Np = 10. It can be observed that longer prediction horizons (prediction horizons Np > 3)
did not necessarily offer a significant decrease of the ripple current. For example, comparing
the case of Np = 3 and Np = 10, only a small difference of 0.78 A is observed between
the amplitudes of ripple component. However, in general, a gradual decrease in the ripple
current is noticed as the horizon is extended, except for the case of Np = 6. This is attributed
to the fact that the control system is unpredictable. It can therefore be concluded that, longer
horizons tend to improve the performance of the system.
To analyze the effect of changing the number of prediction steps of the split-horizon,
conforming to the move blocking strategy, the horizon of Np = 7 is used as an example. It
can be seen that changing the number of steps for both the first and second part of the horizon,
N1 and N2, respectively, had a minor effect on the performance of the system. In general, it
would be expected for the case with more prediction steps N1 that are finely sampled than
the more course prediction steps N2 to have better performance. However, the fact that the
switching frequency was not exactly the same between the cases makes the evaluation a bit
biased. The same fact holds for all the prediction horizons considered for this analysis. This
example indicates a general trend observed when changing the number of steps N1 and N2.
Table 4.2: Comparison of the second-order harmonic component I100Hz at fsw ≈ 16 kHz.
Horizon N1 + N2 λu fsw [kHz] I100Hz [A]
Np = 3 2 + 1 1900 15.943 1.96
Np = 6 4 + 2 1100 15.950 2.79
Np = 7 5 + 2 1700 16.020 1.53
Np = 7 4 + 3 1850 15.533 1.37
Np = 10 6 + 4 1500 15.910 1.18
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4.3.2 Stand-alone system
A small-scale stand-alone system can be used to evaluate the effectiveness of using long-horizon
direct MPC for ripple energy compensation. It is important to note that the second-order
harmonic component that appears on the dc side of a single-phase dc-to-ac converter is not
only produced by a grid-connected system. The same characteristic applies to a stand-alone
system. To get an understanding of how the second-order harmonic currents through the dc
bus are produced in a stand-alone system, the reader is referred to Appendix B. In this section,
the simulation results of a small-scale stand-alone system, i.e., a single-phase dc-to-ac converter
with a RL load, denoted by Rg and Lg, are presented. The parameters are given in Table 4.3.
Table 4.3: Stand-alone system simulation parameters.
Parameter Symbol SI value
Nominal dc voltage Vdc 48 V
Dc-link capacitance C ′dc 2.0 mF
Boost converter active capacitance C 2.1 mF
Boost converter inductance L 800µH
Load inductance Lg 800µH
Load resistance Rg 0.8 Ω
Power rating Po 1.2 kW
Capacitance requirements
Consider the case when a passive dc-link capacitor is used for ripple energy compensation. By
using (2.23), with the system ratings in Table 4.3, and a voltage ripple component ∆Vdc equal
to 2 % of the nominal dc supply voltage, the minimum capacitance required for the dc-link
capacitor Cdc = 82.9 mF. When utilizing the boost converter instead, by using (2.31), the
minimum capacitance required for the active capacitor isC = 1.56 mF. Through simulations,
to significantly reduce the ripple current, the capacitance value is adjusted to C = 2.1 mF. A
smaller capacitor dc-link capacitorC ′dc = 2.0 mF is used. Hence, the capacitance requirements
for ripple energy compensation are reduced by 97.5 %.
Simulation waveforms









Figure 4.5: Simulation waveform of the rectified current i(t) obtained on the dc side of a
PWM controlled single-phase dc-to-ac converter with an RL load.
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The rectified current i(t) obtained from the stand-alone system, which is shown in Figure 4.5,
is passed through a band-pass filter. The second-order harmonic component
i100Hz(t) = 26.50 cos(2ω1t+ 162.6°),
is obtained in steady-state operation. The reference ripple current used in the controller
iref (t) = 26.50 cos(2ω1t− 17.4°).
The reference voltage of the active capacitor is calculated using (2.28), and it is phase-shifted
by 90° from the reference ripple current. It is given by
vref (t) =
√
4547.3− 18189 cos(2ω1t+ 72.5°),
For the calculation, a coefficient value of k = 2.5 is used, which is chosen such that the
instantaneous voltage of the active capacitor is always higher than the dc bus voltage.
















(a) Reference tracking of the inductor current iL(t).















(b) Reference tracking of the active capacitor voltage vc(t).
Figure 4.6: Simulation waveforms of the inductor current and capacitor voltage of the boost
converter for Np = 10. The reference signals for the current and voltage, iref (t) and vref (t),
respectively, are denoted by the black dashed lines.
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The reference ripple current iref (t) and the voltage reference vref (t) are given as entries to
the reference vector xref (t) in (3.7), for the implementation of the controller. Figure 4.6
shows the simulations waveforms of the inductor current and the active capacitor voltage of
the boost converter, along with their references, for Np = 10. In accordance with the move
blocking strategy, the horizon is split as follows: N1 = 6, N2 = 4, and with ns = 4. The
penalty matrix and the scalar weighting factor in the cost function are chosen as
Q = diag(250, 90) and λ2 = 10,
respectively, with λu adjusted to obtain an average switching frequency of fsw ≈ 16 kHz.
Figure 4.6a shows that the inductor current iL(t) closely tracks the given reference ripple
current iref (t). Thus, the primary control objective is met. Figure 4.6b indicates the same
difficulty when controlling the active capacitor voltage as in the grid-connected system. In
this case the amplitude of the active capacitor voltage seems to be much less than the given
voltage reference. Hence, a larger offset exists between the two voltage signals. It is believed
that the same reasons mentioned in Section 4.3.1 attribute to the difficulty encountered when
controlling the active capacitor voltage.
Figure 4.7 shows the battery current ib(t) obtained from the simulation of the stand-alone
system. The initial voltages of the capacitors C ′dc and C are initially set to the same potential
as the dc supply voltage of 48 V. This is done to avoid a large current spike on the dc bus
when the boost converter is turned on. For the time before t = 100 ms, the boost converter
is turned off. Promptly at t = 100 ms going onwards, the boost converter is turned on.
Evidently, the amplitude of the ripple on the battery current is significantly reduced upon
turning on the boost converter, implying that the ripple current flowing through the battery
is reduced.









Figure 4.7: Simulation waveform of the current ib(t) through the battery. The waveform
shows the current for the time before and after the boost converter is turned on to compensate
for the ripple energy. The time between t = 0 and t = 100 ms the boost converter is turned
off, and from the time between t = 100 ms and t = 300 ms, the boost converter is turned on.
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Harmonic analysis
An FFT analysis of the battery current in Figure 4.7 is done. The analysis is done for both
times, before and after the boost converter is turned on, to analyze the amplitude of the
second-order harmonic component I100Hz. Figure 4.8 shows the harmonic spectrum of the
battery current. For the time when the boost converter is turned off, I100Hz ≈ 26.50 A, as
shown in Figure 4.8a. After the boost converter is turned on, I100Hz ≈ 0.74 A, as shown in
Figure 4.8b. The results show that the ripple current flowing through the battery is greatly
reduced to about 2.8 % of the nominal battery current.






































Figure 4.8: Harmonic amplitude spectrum of the battery current ib(t) in Figure 4.7 for the
time before and after the boost converter is turned on to compensate for the ripple energy.
Performance evaluation of long horizons
An analysis on the benefits of long-prediction horizons for ripple energy compensation in a
stand-alone system is carried out for different horizons. For the chosen prediction horizons,
λu is adjusted to achieve an average switching frequency of fsw ≈ 16 kHz. The penalty matrix
Q = diag(250, 90)
is kept the same throughout the simulations. Again, only the prediction horizons Np > 2
are considered since the system is unstable for horizons less than Np = 3, due to the non-
minimum phase behaviour that the boost converter exhibits. For the implementation of the
move blocking strategy, the value ns = 4 is kept the same throughout the simulations.
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In Table 4.4, a comparison of the amplitudes of the second-order harmonic component
I100Hz for the selected prediction horizons are shown. The longest horizon considered is
Np = 10. As it can be seen, longer prediction horizons improved the system performance,
comparing Np = 3 and the successive horizons up to Np = 10. It can also be seen that
prediction horizons,Np = 6 andNp = 7, had better performance thanNp = 10. The control
system is unpredictable, therefore, such occurrences are to be expected. Also, the switching
frequency of each horizon approximates the desired fsw = 16 kHz, thus, making the analysis
a bit unfair.
Using the prediction horizon of Np = 7 as an example, it can be seen that changing
the number of prediction steps of the split-horizon had an effect on the performance of the
system. By changing the values of N1 and N2, for the first and second part of the horizon,
respectively, the amplitude of the second-order harmonic component changed, however, the
difference is rather small and considered insignificant. In this case the horizon with more
N1 sampling instants that are finely sampled performed better that the one with more N2
sampling instants that are coarsely sampled, as would be expected. The difference can also be
potentially attributed to the slight difference in the switching frequencies.
Table 4.4: Comparison of the second-order harmonic component I100Hz at fsw ≈ 16 kHz.
Horizon N1 + N2 λu fsw [kHz] I100Hz [A]
Np = 3 2 + 1 10 17.385 1.21
Np = 6 4 + 2 30 16.050 0.67
Np = 7 5 + 2 27 16.101 0.70
Np = 7 4 + 3 25 16.001 0.73
Np = 10 6 + 4 10 16.176 0.74
4.4 Response during transients
MPC has the benefit of fast response time. However, the computational burden of solving
the optimization problem during transients is more extensive compared with the steady-state
operation, especially if long prediction horizons are involved.
The performance of the model predictive controller during transients is evaluated only
on the stand-alone system, since a similar response of the controller to transients would be
expected for a grid-connected system. The evaluation is conducted with a horizon ofNp = 10,
as it is the longest horizon considered, with the highest computational burden. The prediction
steps are set toN1 = 6 andN2 = 4, with ns = 4. The penalty matrix and the scalar weighting
factor in the cost function are kept as
Q = diag(250, 90) and λ2 = 10,
same as the simulation of the stand-alone system in Section 4.3.2, withNp = 10. The transient
response is investigated for two cases: a step-up change and a step-down change in the reference
signals of the load current ig(t).
Step-up change in the load current
A step in the modulation index from ma
2
to ma is introduced to the reference signals of the
pulse-widthmodulator, withma = 0.96. Figure 4.9 shows that the load current ig(t) increased
at time t = 2 s from an amplitude of 27.39 A to 54.77 A.
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Figure 4.9: Simulation waveform of the load current ig(t) of the stand-alone system with a
step-up change at t = 2 s.
The corresponding rectified current i(t) is passed through the band-pass filter to obtain the
magnitude and phase angle of the second-order harmonic component. The accurate measure-
ments of the magnitude and phase angle are obtained during a steady-state operation before
and after the step change is implemented due to the delay caused by the filter. The reference
ripple current used in the controller
iref (t) = 6.64 cos(2ω1t− 17.4°),
and
iref (t) = 26.50 cos(2ω1t− 17.4°),
for the time before and after the step change, respectively.
Figure 4.10 shows the inductor current iL(t) of the boost converter when a step-up change
is introduced at t = 2 s. The reference ripple current iref (t), as defined above, is also shown
in Figure 4.10, and denoted by the black dashed lines. It can be seen that immediately when
the step-up change is introduced at t = 2 s, the inductor current instantly responds to the step
change and oscillates for roughly 10 ms. At t = 2.01 s, the inductor current promptly goes
into a steady-state without any damping oscillations until it reaches a steady-state value. It
appears as though there are two transients.
The transient response seen at t = 2.01 s relates to an ideal case of a critically damped
response, since there are no oscillations about the steady-state value. One could argue that
this could be related to an overdamped response that also has no oscillations. However, an
overdamped oscillation takes a long time until it reaches a steady-state value. In this case, there
is almost zero settling time from when the transient occurs at t = 2.01 s to the time when the
inductor current goes into a steady-state, indicating a fast response time to a transient.
Since the instantaneous voltage of the active capacitor is supposed to be higher than the
dc bus voltage, its reference voltage is kept as
vref (t) =
√
4547.3− 18189 cos(2ω1t+ 72.5°),
the same as in the simulations of the stand-alone system in Section 4.3.2. Figure 4.11 shows
the corresponding active capacitor voltage vc(t) before and after the step-up change in applied
at t = 2 s.
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Figure 4.10: Simulation waveform of the inductor current iL(t) for a step-up change in the
load current at t = 2 s. The reference ripple current iref (t) is denoted by the black dashed
line.









Figure 4.11: Simulation waveform of the active capacitor voltage vc(t) after a step-up change
in the load current at t = 2 s.
In Figure 4.12 the battery current ib(t) resulting from the step-up change is shown. It can be
seen that when the step change is introduced at t = 2 s, the battery current quickly ramps
up and an overshoot in the current occurs for approximately 10 ms before another transient
occurs at t = 2.01 s. Again, it appears that there are two transients to a step-up change in its
reference, similar to the response of the inductor current iL(t). Immediately at t = 2.01 s, the
battery current goes into a steady-state without any damping oscillations.
The amplitude of the second-order harmonic component ismeasured for both times before
and after the step-up change as, I100Hz = 0.37 A and I100Hz = 0.74 A, from an initial value of,
I100Hz = 6.64 A and I100Hz = 26.50 A, respectively.
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Figure 4.12: Simulation waveform of the battery current ib(t) for a step-up change in the load
current at t = 2 s.
Step-down change in the load current
Conversely, a step in the modulation index from ma to ma2 is introduced to the reference
signals of the pulse-width modulator, with ma = 0.96. Figure 4.13 shows the load current
ig(t) decreased at time t = 2 s from an amplitude of 54.77 A to 27.39 A.












Figure 4.13: Simulation waveform of the load current ig(t) of the stand-alone system with a
step-down change in the load current at t = 2 s.
As explained previously, for the step-up change in the load current, the same procedure of
obtaining the reference ripple current without delay in calculating the reference is followed.
The reference ripple current used in the controller
iref (t) = 26.50 cos(2ω1t− 17.4°),
and
iref (t) = 6.64 cos(2ω1t− 17.4°),
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for the time before and after the step change, respectively. For the active capacitor voltage,
the same voltage reference
vref (t) =
√
4547.3− 18189 cos(2ω1t+ 72.5°),
is used. Figure 4.14 shows the inductor current iL(t) when a step-down change is introduced
at t = 2 s and the black dashed line denotes the reference ripple current iref (t). Similar to the
step-up change, another transient occurs after 10 ms, at t = 2.01 s, and almost instantly the
inductor current goes into a steady-state.
Figure 4.15 shows the active capacitor voltage corresponding to the step-down change at
t = 2 s.














Figure 4.14: Simulation waveform of the inductor current iL(t) for a step-down change in the
load current at t = 2 s. The reference ripple current iref (t) is denoted by the black dashed
line.










Figure 4.15: Simulation waveform of the active capacitor voltage vc(t) for a step-down change
in the load current at t = 2 s.
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The battery current ib(t) resulting from the step-down change is shown in Figure 4.16. An
undershoot is observed immediately after introducing the step-down change, and after about
10 ms, another transient occurs at t = 2.01 s. The battery current immediately goes into a
steady-state, similar to the transient response of the battery current to a step-up change in the
load current.
The amplitude of the second-order harmonic component ismeasured for both times before
and after the step-down change as, I100Hz = 0.70 A and I100Hz = 0.36 A, from an initial value
of, I100Hz = 26.50 A and I100Hz = 6.64 A, respectively.








Figure 4.16: Simulation waveform of the current ib(t) through the battery for a step-down
change in the load current at t = 2 s.
It can be concluded that the controller has a relatively short settling time in the order of
10 ms, for both cases, the step-up and step-down change. A second transient is noticed in
the inductor current iL(t) and battery current ib(t), for both cases 10 ms after the initial step
change is applied to the system, in which the system instantly goes into steady-state operation
without any damping oscillations. The control objective of reducing the ripple current passing
through the battery is achieved even after a transient has occurred in the system.
4.5 Summary
In this chapter, simulations via MATLAB® Simulink were carried out. The simulations were
done to verify the effectiveness of the proposed MPC strategy for ripple energy compensation
in a single-phase dc-to-ac converter using a boost converter. Both a grid-connected and stand-
alone system were used to perform the simulations.
At a switching frequency of approximately 16 kHz for the boost converter, the ripple
current passing through the battery was reduced to roughly 2.4 % and 2.8 % of the nominal
battery current for the grid-connected system and stand-alone system, respectively, using a
prediction horizon ofNp = 10. The transient response of the model predictive controller was
investigated, and a fast response to step changes was demonstrated. Also, for both systems,
the capacitance requirements were significantly reduced by over 95 % when using this method
of ripple energy compensation.
It was observed that the model predictive controller achieved its primary objectives for
both systems. The inductor current accurately tracked the reference ripple current, and the
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ripple current flowing through the battery was reduced to much less than the recommended
value, that is, 10 % of the nominal battery current. However, the control of the active capaci-
tor voltage was somewhat challenging. The active capacitor voltage was too sluggish to follow
the time-varying voltage reference. The anticipated reasons for this behaviour were associated
with the contradiction between the reference signals used in the controller and the lack of a
better reference for the active capacitor voltage.
The performance benefit of utilizing long-prediction horizons to solve the optimization
problem was noticed since, for horizons Np < 3, the system is unstable. This is due to
the non-minimum phase behaviour that the boost converter exhibits. Even though longer
horizons offered significant performance benefits to the system, the weighting factor λu had
to be tuned through trial-and-error to obtain the desired switching frequency. Moreover,
since the operating point changes for a given horizon, the weighting factor was adjusted for
each of the horizons considered. Hence, the process became monotonous and highlighted the
disadvantage of using long prediction horizons.
Furthermore, only one parameter, the weighting factor λu, was tuned during the simula-
tions to attain the desired switching frequency for different prediction horizons. The obtained
simulation results were used to evaluate the performance benefits of long horizons. However,
the sampling interval Ts, which determines the length of the prediction horizon NpTs, has
profound influence on the performance of the system [31]. To account for various sampling
intervals and the scalar weights Monte Carlo simulations were performed in [31]. The Monte
Carlo simulations enabled the evaluation of the performance benefits of longer horizons for





In this chapter, the implementation of long-horizon direct MPC on an FPGA is discussed.
The choice of using an FPGA is mainly due to the computational complexity of the control
strategy. First and foremost, the chapter gives a detailed description of the FPGA board used
and the integrated design environment supported by the FPGA board. Secondly, the imple-
mentation in VHDL is discussed. The basic arithmetic concepts concerning VHDL and the
notion of computational delay compensation associated with the practical implementation of
predictive controllers is explained. To determine the practical feasibility of the controller de-
sign in VHDL, a hardware-in-the-loop (HiL) simulation of the converter has to be performed.
Thus, the stand-alone system is used. The implementation of the HiL simulation and the con-
troller, which includes both the model predictive controller and the pulse-width modulator,
are discussed in detail. After performing the HiL simulation, the results obtained are com-
pared with the MATLAB® simulation results presented in Chapter 4. This way, the FPGA
implementation of the controller is verified. Finally, the chapter concludes with a summary.
5.2 The FPGA
5.2.1 A brief description of the FPGA board
The ZedBoard, a low-cost evaluation and development board from Digilent Inc, is used to
implement the controller. The board is based on the Xilinx® XC7Z020-1CLG484C Zynq-
7020 all programmable system on a chip (AP SoC) architecture [32]. The Zynq-7020 AP SoC
integrates both a dual-core ARM®CortexTM-A9 processor and 28 nm Xilinx FPGA in a single
device [32]. In this thesis, only the Xilinx FPGA is used to implement the controller.
The ZedBoard has an on-board oscillator that operates at 100 MHz. The oscillator gener-
ates a clock signal fed to the FPGA through an input pin. Thus, the clock signal required for
the implementation of the controller is generated from the on-board oscillator.
5.2.2 FPGA building blocks
The architecture and physical capabilities of an FPGA should be known in order to appreciate
its working principles. Therefore, in this section, some of the prominent attributes of the
Xilinx FPGA on the Zynq-7020 AP SoC are discussed.
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Input/output blocks
FPGAs have input/output (I/O) pins. More specifically, the Xilinx FPGA has 200 such pins.
The I/O pins offer a wide range of standard voltage levels, that is, from 1.2 V to 3.3 V. The
I/O pins are grouped in banks of 50, of which two pins in these banks are classified in pairs,
as positive and negative. They can be used as single-ended or differential I/O pairs, and can
also be used in reference mode [32].
Configurable logic blocks
Lookup tables (LUTs), flip-flops and multiplexers lie at the heart of configurable logic blocks
(CLBs). The CLBs are used as basic elements in the implementation of a digital system on an
FPGA. TheXilinx FPGAhas 53 200 LUTs and 106 400 flip-flops. The LUTs can be configured
in two different ways: either as one 6-input LUT (64-bit ROMs) with a single output or as
two 5-input LUTs (32-bit ROMs) with independent outputs that have common logic inputs
or addresses [32].1 Moreover, the LUTs, flip-flops, and multiplexers are grouped as slices, of
which, each slice consists of four LUTs, eight flip-flops, multiplexers, and arithmetic carry
logic [32]. Two of such slices form a CLB.
Block RAM
The Xilinx FPGA has 149 dual-port block RAMs.2 The ports of each block RAM are com-
pletely independent of each other and share nothing but the data stored in them. Each block
RAM is capable of storing 36 kB data (total block RAM capacity of 4.9 MB) [32]. Further-
more, large LUTs, shift registers, or buffers can be formed from the block RAMs. Every
single block RAM of 36 kB can store data with a 64-bit width; moreover, the blocks can gen-
erate, store and utilize an extra eight bits to perform error correction during the read or write
process (memory access).
Digital signal processing slices
Digital signal processing (DSP) slices are blocks that are used to carry out arithmetic and logic
operations. There are 220 such DSP slices on the Xilinx FPGA. The signal processing opera-
tions utilize many multipliers and adders (also referred to as accumulators). These operations
are carried out in the dedicated DSP slices, of which each DSP slice comprises of a 25× 18 bit
two’s complement multiplier and a 48-bit accumulator [32]. Both of them have the ability to
operate up to 741 MHz.
Since there is a finite number of DSP slices, the management of resources in the implemen-
tation of a digital system, particularly the multipliers, is of utmost importance. For example,
for the model predictive controller implementation, care should be taken when utilizing the
resources in order to achieve long prediction horizons.
1ROM refers to read-only memory.
2RAM refers to random-access memory.
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5.2.3 FPGA preliminaries
Hardware description languages
The two most popular hardware description languages (HDLs) used to implement a digital
system on an FPGA are:
1. Verilog HDL
2. Very High Speed Integrated Circuits (VHSIC) HDL (VHDL).
Each of the HDLs has advantages and disadvantages; however, the choice between the two de-
pends on the preference of the code developer; there are no major performance or complexity
considerations. Henceforth, throughout this chapter, only VHDL will be considered.
The integrated design environment
The Xilinx Vivado design suite, i.e., the integrated design environment (IDE), synthesizes,
simulates, and implements the HDL description of a digital system (also referred to as the
behavioural description of a program). In this chapter, the behavioural description of the
program is given by the VHDL code.
Firstly, to realize a digital system on an FPGA, it has to be synthesized. This means
representing the behavioural description of a program (the VHDL code) using the elements
of the FPGA given in Section 5.2.2, particularly, the logic blocks. Simply put, the VHDL code
is transformed into a physical device, i.e., a netlist. The structure of the code determines how
the components of the netlist are interconnected. After synthesizing the digital system, it is
prepared for implementation on the target FPGA. This is the second step. During this step,
the optimization andminimization tools of the IDE reduce the usage of resources while taking
the FPGA’s physical properties into account. The final step is programming the FPGA. An
interface is set up, between the FPGA and the implemented design of the digital system, by a
constraint file [33]. The constraint file consists of the pin information such as the switches,
clock, light emitting diodes (LEDs), seven-segment display, and buttons of the ZedBoard. The
implemented design of the digital system is then fed to the FPGA as a bitstream.
Due to the delays in the FPGAs logic elements, timing constraints can exist, particularly
as the complexity of the program increases and becomes more arithmetically intensive. Thus,
timing requirements of the FPGA must be taken into consideration in the implementation
procedure. The IDE offers a detailed timing summarywhich notifies the code developer when
timing violations have occurred. The conditions of the timing violations are determined by
the longest path (in time), i.e., the critical path.
It is essential to verify and observe the internal signals of the implemented design of the
digital system. Thanks to Xilinx, the Vivado design suite offers an integrated logic analyzer
(ILA) core. The logic analyzer allows the monitoring of signals on the FPGA. Some of the
key features and the benefits of the ILA core include boolean trigger equations, edge tran-
sition triggers, user-selectable width, data width, and depth, as well as multiple probe ports
with the capability of being combined into a single trigger condition [34]. The ILA core is
synchronized with the system clock; thus, the components inside the ILA core adhere to the
clock constraints applied to the implemented design of the digital system.
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5.3 VHDL implementation
Recall that the stand-alone system consists of a single-phase dc-to-ac converter with anRL load
and a boost converter. As already stated in Section 4.2, the single-phase dc-to-ac converter is
controlled by PWM with unipolar switching.3 The boost converter is controlled using long-
horizon direct MPC.4
In this section, initially, a few arithmetic concepts concerning VHDL are discussed, then
followed by the notion of delay compensation. The procedure followed to implement theHiL
simulation for both the converters in the stand-alone system, the pulse-width modulator, and
the model predictive controller, within the FPGA is given.5 Finally, the FPGA implemen-
tation of the proposed model predictive controller is verified by comparing the HiL simula-
tion results with the MATLAB® simulation results to ensure ripple energy compensation is
achieved in a practical system.
5.3.1 Arithmetic in VHDL
Fixed-point numbers
A real value can either be just an integer or an integer with a fractional part. In VHDL,
there are two ways to represent an integer with a fractional part. These are fixed-point and
floating-point representations.
For the floating-point representation, the integer and fractional parts of a value do not have
a fixed number of bits assigned to them; rather, the assigned number of bits differs depending
on its significant bits [33]. For this reason, a much larger dynamic range of values (largest
and smallest values) can be represented in this form. Moreover, the implementation of the
floating-point representation is complex and requires a great deal of computing power.
On the other hand, fixed-point representation has a fixed number of integer and fractional
bits, as the name suggests. Thus, a restriction exists regarding the range of numbers that can
be represented in this form and their resolution. However, for the implementation of the
controller on the FPGA, the fixed-point representation of real values is more than sufficient.
It has the advantage of being easy to implement and using less hardware; hence, it performs
computations faster than floating-point arithmetic. Although, caution must be taken with
fixed-point numbers when rounding off as quantization errors may occur. Furthermore, a
trade-off exists between resource usage and accuracy, which results from the accuracy of a value
being determined by the number of bits assigned for the fractional part. Hence, a compromise
is made between the use of resources and accuracy.
Matrices
Matrices are extensively used in the implementation of the HiL simulation and, especially,
the model predictive controller. Unfortunately, VHDL does not natively support the use of
matrices. Therefore, to overcome this shortcoming, arrays are used to implement matrices.
One way of implementing a matrix using arrays is through a two-dimensional array (2D
array); an alternative way is through a one-dimensional array in a one-dimensional array (1D
array in a 1D array).
3Refer to Section 2.1.3 for information on PWM with unipolar switching.
4Refer to Chapter 3 for information on the control of boost converters using long-horizon direct MPC.
5Note that throughout this chapter when only the term “controller” is used it refers to both the pulse-width
modulator and the model predictive controller.
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In the 2D array case, elements of the array are basically stored in the same way matrix
elements would. While, in the 1D array in a 1D array case, elements in each row of the
matrix are stored as an array, as illustrated in the following example,
P =
 a d g ⇐⇒ [a d g]b e h ⇐⇒ [b e h]




To access a specific element in either of the twomatrix implementations, the row is referred to
first, followed by the column in which the element resides. The slight difference only comes
in the approaches used to access the element based on its index (location) in the array. For
example, to access the element in the second row and third column of matrix P , i.e., element
h. With the 2D array implementation, the array index will be P(2,3), and for the 1D array in
a 1D array implementation the array index will be P(2)(3). It is important to choose one array
implementation of the matrix and stick with it when coding. Thus, only the 1D array in a
1D array indexing will be considered hereafter.
5.3.2 Computation delay compensation
Thus far, the idealized case of predictive control has been assumed. The time delay between
sampling instants and the application of an optimal switch position at the corresponding
sampling instants has been ignored. This case is illustrated in Figure 5.1.
k − 2 k − 1 k k + 1
Sample x(k − 2)
Computed Uopt(k − 2)
Apply uopt(k − 2)
Sample x(k − 1)
Computed Uopt(k − 1)




Sample x(k + 1)
Computed Uopt(k + 1)
Apply uopt(k + 1)







Figure 5.1: Example of the ideal scenario with zero computation delay. The top dash-dotted
black line and bottom dash-dotted black line represent the reference ripple current and active
capacitor voltage reference, respectively. Before the sampling instant k, the inductor current,
the active capacitor voltage and the switching positions are represented by the blue lines (the
historical or rather, the actual data). After the sampling instant k, the optimal switching
positions and their corresponding inductor current and active capacitor voltage trajectories
are represented by red lines (predictions).
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The inductor current and active capacitor voltage of the boost converter are sampled at time-
step k. Once the measured samples are taken and encompassed in a state vector x(k), the
optimal switching sequence Uopt(k) is instantaneously calculated, and the corresponding op-
timal switch position uopt(k) is applied to the system at the current sampling instant. The
same procedure is repeated for the successive sampling instants in the prediction horizon.
In a simulation, the ideal discrete-time setup is possible. However, in a practical setup, a
time delay exists between a sampling instant and the application of the optimal switch position
to the system. Some of the sources of delay given in [11] include:
• Measurement delay. The acquisition and conversion of the measured signals by the
analog-to-digital converter (ADC) introduces a delay.
• Computation delay. The computation of the optimal switching sequence takes a certain
amount of time to be executed entirely. Also, often the available FPGA resources are
shared with other processes. As a result, in this case, a reduced amount of computation
powerwill be available for the implementation of themodel predictive controller, which
in turn increases the computation delay.
• Communication delay. The transmission of the digital measurements from the ADC
to the FPGA incurs a communication delay. Furthermore, when an optimal switch
position is obtained, it is sent back to the system, introducing a communication delay.
The computation delay depends on how fast the non-recursive MPC algorithm, Algorithm 5,
which incorporates the branch-and-bound technique, traverses the search tree. As a result, the
computation delay time tc is variable. It should be noted that switching between the sampling
instants is not allowed, as emphasized in Figure 5.2. Once switching transitions occur between
sampling instants, the prediction model is not valid anymore.
k − 2 k − 1 k k + 1
Sample x(k − 2)
Computed Uopt(k − 2)
Apply uopt(k − 2)
Sample x(k − 1)
Computed Uopt(k − 1)




Sample x(k + 1)
Computed Uopt(k + 1)
Apply uopt(k + 1)X X X X
tc tc tc tc







Figure 5.2: Example of the practical scenario with a computation delay time tc. The red
X symbol indicates that after computing the switching sequence for a particular sampling
instant, the optimal switch position for that sequence cannot be immediately applied to the
system between two sampling instants.
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Knowing that the computation delay time tc is variable, a fixed time delay Td between the
sampling of measurements and the application of the optimal switch position can be assumed.
The fixed time delay, Td = Ts, is equivalent to one sampling interval. This fixed time delay
implies that, when the optimal switching sequence is calculated after a particular computation
time tc, using samples at say the time-step k, the optimal switch position uopt(k) will only be
applied at time-step k + 1. In other words, the optimization problem is not solved to find
Uopt(k) at the current sampling instant, instead, it is solved to find Uopt(k + 1), the optimal
switching sequence for the next sampling instant. To state that, the notation Uopt(k + 1|k) is
used. At the current sampling instant, the optimal switch position uopt(k|k − 1) is applied,
which was calculated at the previous sampling instant.
For the control of the boost converter, the predicted state variables at the next sampling
instant are, therefore, given by6
x(k + 1|k) =
{
A0x(k) +B0uopt(k|k − 1)
A1x(k) +B1uopt(k|k − 1).
(5.1)
The optimization problem is solved using the measurements at the current sampling instant,
for the next sampling instant. Now, the optimization problem is stated as
Uopt(k + 1|k) = arg min J
U(k+1)
subject to (5.1),
U(k + 1) ∈ {0, 1}Np .
(5.2)
Upon solving the optimization problem in (5.2) within the sampling interval, the optimal
switching sequenceUopt(k+1|k) is obtained. Only when the next sampling instant is reached,
the optimal switch position uopt(k + 1|k) is applied. The procedure is shown in Figure 5.3.
k − 2 k − 1 k k + 1
Sample x(k − 2)
Apply uopt(k − 2|k − 3)
Calculate x(k − 1|k − 2)
Computed
Uopt(k − 1|k − 2)
Sample x(k − 1)
Apply uopt(k − 1|k − 2)




Apply uopt(k|k − 1)
Calculate x(k + 1|k)
Computed
Uopt(k + 1|k)
Sample x(k + 1)
Apply uopt(k + 1|k)
Calculate x(k + 2|k + 1)
Computed
Uopt(k + 2|k + 1)tc tc tc tc
Td Td Td







Figure 5.3: Illustration of computation delay compensation.
6The notation is explained: At time-step k + m, the value of the state vector is x(k + m|k + m − 1), as
calculated at time step k + m − 1. The optimal switch position that was applied at time-step k + m − 1 is
uopt(k +m− 1|k +m− 2) obtained from measurements at time-step k +m− 2.
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 5. FPGA IMPLEMENTATION 78
5.3.3 Hardware-in-the-loop simulation
The so-calledHiL simulation can test the practical feasibility of the controller design. Without
building the actual physical hardware of the practical system for the experimental setup, a HiL
simulation can be implemented within an FPGA and, thus, assume the role of the practical
system. HiL simulation has been widely used over the years in the industry, especially for
complex systems, due to its advantages.
For complex systems, if the controller malfunctions, possibly due to bugs in the code,
catastrophic damage can be done to the physical hardware. Therefore, a HiL simulation can
validate the controller before running it on the physical hardware. When there are software
enhancements made to the controller, a HiL simulation can be used to re-run functionality
tests to ensure that the controller works as desired. This is referred to as regression testing. For
these reasons, it can be seen that a HiL simulation has the advantage of reducing the likelihood
of encountering unforeseen damage to the physical hardware and potential safety hazards.
In many development projects carried out, the development time is of great essence in
completing the entire project. Usually, the implementation of the controller is complete
before the procurement of the hardware components. In that case, a HiL simulation can test
the controller in the meantime, thus, reducing the overall development time.
Another advantage worth mentioning is that more information on the signals and the
general working of the practical system can be acquired from a HiL simulation. Obtaining
this information on the physical system would require measurement equipment that might
be expensive or difficult to come by. Hence, the cost of testing is reduced.
Implementation of the HiL simulation



























Figure 5.4: Topology of the stand-alone system.
In VHDL, a process is created that acts as an “internal” HiL. The process simulates the current
and voltage signals of the stand-alone system. The signals produced as a result of controlling
the single-phase dc-to-ac converter are stored as variables that are local to the HiL process.
Whereas, the signals that result from the control of the boost converter, i.e., the state variables,
are stored in a global array, for a reason that will soon become apparent.
Note that, if not stated otherwise, all of the processes in this chapter are synchronized with
the system clock that runs at a frequency fclk. From the system clock, sub-clocks with the
desired frequency can be generated inside a process using counters. Thus, for the HiL process,
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a sub-clock that has a sampling frequency fhil, is generated and used inside the process. At
every sampling instant, gating signals are sent to the HiL process from the model predictive
controller and pulse-width modulator.
Recall that the single-phase dc-to-ac converter has an open-loop controller. On the other
hand, themodel predictive controller for the boost converter has a closed-loop controller. With
that being said, when the model predictive controller computes the optimal switch position
uopt(k) at the current sampling instant, the optimal switch position is sent to the HiL process
at the next sampling instant. Thereafter, the HiL process updates the state variables upon
receiving the optimal switch position uopt(k+ 1|k). The updated state variables are fed to the
model predictive controller after the delay compensation, as explained in Section 5.3.2. Thus,
the feedback loop is closed.
It can be noticed that the state variables of the boost converter are used in the HiL process
and to implement the model predictive controller, hence, the reason for storing them in a
global array.
Discretized model of the stand-alone system
TheHiL simulation requires a discretizedmodel of the stand-alone system in order to simulate
the current and voltage signals. This means the discretized model of both the single-phase dc-
to-ac converter and the boost converter are required.
In Section 3.2, the discretization of the boost converter is explained. The only difference
is the sampling interval for the discretization of the continuous-time state-space representa-
tion in (3.1). Instead of using the sampling interval Ts as used for discrete-time state-space




, is used. Hence, the discrete-time state-space representation is given by7
x(k + 1|k) =
{
Ah0x(k) +Bh0uopt(k + 1|k)
Ah1x(k) +Bh1uopt(k + 1|k),
(5.3)
where
Ah0 = I2 (5.4a)
Ah1 = e
F1Thil (5.4b)
Bh0 = ThilG (5.4c)
Bh1 = −F−11 (I2 −Ah1)G. (5.4d)
The first step in the discretization of the single-phase dc-to-ac converter is to consider its
output stage. The output voltage vo(t), load current ig(t), and an RL load, denoted by Rg






Figure 5.5: Output stage of the single-phase dc-to-ac converter.
7For the state matrices F0, F1 andG of the boost converter, the reader is referred to Section 3.2.
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The load current is described by the differential equation










and upwm ∈ {−1, 0, 1} denotes the switching function of the converter that results from
PWM with unipolar switching. The current is discretized using exact discretization [11].
The obtained discrete-time state-space representation




Bg = −F−1g (1− Ag)Gg. (5.8b)
with eFgThil being the exponential of FgThil.
If a lossless system is assumed, then, the discretized rectified current is described by
i(k) = ig(k)upwm(k). (5.9)
At the input stage of the single-phase dc-to-ac converter, in order to simulate the battery
current ib(t), a resistor Rdc with an extremely low resistance is placed between the dc supply
voltage Vdc, and the dc-link capacitor C ′dc. The input stage is extracted from Figure 5.4, and is











Figure 5.6: Input stage of the single-phase dc-ac converter.
The differential equation that describes the voltage across the dc-link capacitor is
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The current id(t) shown in (5.10) is defined by
id(t) = i(t) + iL(t). (5.12)
By using exact discretization, the discretized voltage across the dc-link capacitor




Bv1 = −F−1v (1− Av)Gv1 (5.14b)
Bv2 = −F−1v (1− Av)Gv2. (5.14c)





Formulation of a digital filter
As already mentioned in Section 3.3.3, the correct amplitude and phase angle of the second-
order harmonic component is required for ripple energy compensation to be possible. The
rectified current i(t) is passed through a second-order band-pass filter and the ripple current
ir(t) obtained during steady-state operation is set to 180° out of phase with second-order
harmonic component. This way the reference ripple current iref (t) is calculated.











The filter can be described by the continuous-time state-space representation
ẋf (t) = Ffxf (t) +Gf i(t), (5.16)























The interested reader is referred to [35], for a detailed explanation of the continuous-time
state-space representation of a transfer function. The discrete-time state-space representation
of the filter is obtained by exact discretization as




Bf = −F−1f (I2 −Af )Gf . (5.20b)
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5.3.4 Controller implementation
Pulse-width modulator
PWM with unipolar switching is employed as the switching strategy for the semiconductor
switches of the single-phase dc-to-ac converter. Thus, two sinusoidal reference signals that are
out of phase with each other by 180°, and a triangular carrier signal are required to implement
the pulse-width modulator within the FPGA.




, at a chosen discrete sampling interval defined by Tref .8 The discretized sinusoidal
reference signals are loaded onto the ROM of the FPGA for online use.9 It is important to
note that the narrower the chosen sampling interval Tref is, the more samples are produced.
Hence, the more accurate the sinusoidal signals are. Nonetheless, care should be taken when
choosing the sampling interval that best represents the sinusoidal waveforms since there are
limited resources on the FPGA, i.e., the Block RAM primitives. To access the sinusoidal
reference signals from the ROM, a process is created that obtains the sinusoidal reference
signals by the address of their samples in the ROM using counters. A sub-clock used in the
process has a clock cycle with a period Tref .
The triangular carrier signal is generated in another process using a counter. The counter
counts up from a minimum value to a maximum value, and subsequently, counts down from
the maximum value to the minimum value, repeatedly. Let cnttri,minval andmaxval denote
the counter, minimum value and maximum value, respectively. A flag − “direction” −
is set, it decides whether cnttri should count up or down when it reaches either maxval or
minval. The procedure for generating the triangular signal is illustrated as an automation, as
shown in Figure 5.7.
Start End
cnttri = cnttri + 1 cnttri = cnttri − 1
cnttri ≥ maxval
cnttri ≤ minval
direction = ’1’ direction = ’0’
direction = ’0’
direction = ’1’
Figure 5.7: Illustration of the triangular signal generation procedure as an automation.
To obtain the desired frequency fc of the triangular carrier signal, the counter cnttri must





After every clock cycle, with a period Tclk = 1fclk , the counter cnttri increments by one unit
fromminval = −Ncnt4 until it reachesmaxval = Ncnt4 , then it starts to decrement again by one
unit for Ncnt
2
times. This is demonstrated in Figure 5.8.
8Note that offline means that the calculations are not done on the FPGA, there are done in MATLAB®, this
will be mentioned later.
9Note that online means that the calculations are done on the FPGA.
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Figure 5.8: Demonstration of how the triangular carrier signal is created on an FPGA.
Note that the modulation indexma of the sinusoidal reference signals is scaled by Ncnt4 during
the offline calculation. The triangular carrier signal is compared with the sinusoidal reference
signals to generate pulse-width modulated signals for each of the four semiconductor switches
in the converter. By using the switching positions of the generated pulse-width modulated
signals, the switching function upwm(k), which is used (5.7) and (5.9), for the HiL simulation,
is calculated in another process.
The reader is referred to Section 2.1.3 for a detailed explanation of the generation of a
switching function using the switch positions of pulse-width modulated signals. Specifically,
when the unipolar switching strategy is employed.
Model predictive controller
To implement the model predictive controller, the vector xref (k) encompassing the reference
signals used for the optimal control of the boost converter state variables x(k), is required.
By using the discrete-time state-space model of the second-order band-pass filter in (5.19), the
amplitude and phase angle of the ripple current ir(t) is obtained from the state vector xf (k)
in the HiL simulation when it reaches steady-state operation. From the parameters obtained,
the reference ripple current iref (k) is calculated offline at discrete intervals of Ts and stored in
an array. The active capacitor voltage reference vref (k) is calculated offline at discrete intervals
of Ts using (2.28) and stored in an array. Note that only one cycle, i.e., TrTs samples, of the
reference signals is stored in the arrays.10 These samples correspond to one period of the
second-order harmonic component.
In a process, two pointers that conform to the move blocking strategy are created.11 The
purpose of the pointers is to load the samples of the reference ripple current and the active
capacitor voltage reference into a global array (1D array in a 1D array) of dimension Np.
10Recall that Tr denotes the period of the second-order harmonic component. Tr = 1fr , where fr is the
frequency of the second-order harmonic component, which is twice the fundamental frequency f1. Ts is the
sampling interval of the model predictive controller.
11The prediction horizon Np is split into two parts. The first part with N1 steps is sampled finely, and the
second part of the horizon with N2 steps is sampled more coarsely.
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Recall that Np is the length of the prediction horizon. The reference signals are encompassed
the into a global array xref (k). Figure 5.9 illustrates the placement of the samples of the
reference signals in the global array. The first N1 elements of the global array are sampled at
discrete intervals of Ts and the second N2 elements are sampled at T ′s = nsTs, where ns ∈ N+
(see Section 2.5).
vref (0) vref (1) vref (N1 − 1) vref (N1) vref (Np − 1)
iref (0) iref (1) iref (N1 − 1) iref (N1) iref (Np − 1)
N1 N2
Np
Figure 5.9: Illustration of how the reference signals are placed in an array xref (k) when the
prediction horizon ofNp is split into two parts,N1 andN2 time-steps, in accordance with the
move blocking strategy.
By using Algorithm 4 in Section 3.3.2, the initial upper bound cost Jini is calculated. It is used
to warm-start the optimization process in the realization of the branch-and-bound technique
(see Section 2.4). This calculation is done in a process. The process receives the state variables
x(k) of the boost converter, and the reference signals xref (k).
To achieve long-horizons, the initial upper bound cost has to be calculated efficiently on




||xref (l + 1)− x(l + 1)||2Q + λu||Uini(l − 1)− Uini(l)||22, (5.22)
with
l = k, . . . , k +Np − 1.
If all the entries of Jini are calculated in one clock cycle in the process, a significant amount of
resources on the FPGA will be used. Actually, it is quite improbable that the calculations for
all entries will be completed by doing so, due to the intensive arithmetic involved. To solve
this shortcoming, only one entry of Jini is calculated at every clock cycle. Considering that
the j′th entry of every entry of Jini is in the exact same form, only the coefficients are changed
at every clock cycle. This way the same multipliers are recycled, and used to calculate all the
entries of Jini at every clock cycle. As a result, the resource usage is reduced significantly.
By manipulating (5.22), the j′th entry of Jini is given by
Jinij = Jinij + (xref (k + 1)(0)(j) − x(k + 1)(0)(j+1))Q(0)(0)(xref (k + 1)(0)(j) − x(k + 1)(0)(j+1))
+ (xref (k + 1)(1)(j) − x(k + 1)(1)(j+1))Q(1)(0)(xref (k + 1)(0)(j) − x(k + 1)(0)(j+1))
+ (xref (k + 1)(0)(j) − x(k + 1)(0)(j+1))Q(0)(1)(xref (k + 1)(1)(j) − x(k + 1)(1)(j+1))
+ (xref (k + 1)(1)(j) − x(k + 1)(1)(j+1))Q(1)(1)(xref (k + 1)(1)(j) − x(k + 1)(1)(j+1))
+ λu|Uini(k − 1)j − Uini(k)j|,
(5.23)
where ξj indicates the j′th element in a 1D array (i.e., a vector) and ξ(i)(j) indicates the
(i′)(j′)th entry of a 1D array in a 1D array (i.e, a matrix).
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It is important to note that, in (5.23), for the first entry, the term that penalizes the switch-
ing effort is given by
λu|u(k − 1)− Uini(k)j|
instead of
λu|Uini(k − 1)j − Uini(k)j|.
Once Jini is calculated, it is sent to another process where the optimization problem is solved.
The process receives x(k) and xref (k). In the process, the non-recursive MPC algorithm that
employs the branch-and-bound technique and the move blocking strategy is implemented.
The code implementation of the non-recursive MPC algorithm is shown in Algorithm 5 (see
Section 3.3.2). From this process, the optimal switching sequence Uopt(k), is obtained, and
the first switching command uopt(k) is sent to theHiL simulation at the next sampling instant.
5.3.5 Computational burden
Offline calculations
As stated in Section 5.3.4, the sinusoidal reference signals used by the pulse-width modulator,
and the reference signals used by themodel predictive controller, are pre-calculated in advance.
They are stored on the FPGA in the ROM and in arrays, respectively. Likewise, the state-
space matricesA0,A1,B0 andB1 used in the processes that constitute the model predictive
controller are pre-calculated offline and stored in arrays. The matrices Af , Bf , Ahil0, Ahil1,
Bhil0 and Bhil1; the variables Ag, Bg, Av, Bv1, and Bv2, used in the HiL simulation are also
pre-calculated and stored in arrays. The calculations are done offline via MATLAB®. All the
calculated values used either just as variables or stored in arrays are converted to fixed-point
representation.
Supposing that the calculations mentioned above are done online, a significant amount
of resources would be used up. Thus, achieving long-horizons would become impracticable.
Recall that the Xilinx FPGA only has 220 DSP slices. Therefore, doing the calculations offline
means saving the available resources on the FPGA.
Online calculations
Within a sampling period Ts, there is a permissible number of cycles to perform the online
calculations of the model predictive controller. Since the processes that constitute the model
predictive controller run at the system clock frequency fclk, the permitted number of clock
cycles within a sampling period is given by Tsfclk. To ensure optimality, the non-recursive
MPC algorithm must finalize its calculations within the allocated clock cycles.
Provided that the non-recursive MPC algorithm does not finalize its calculations within
the sampling period, the best solution found during the search process can be applied to the
system.
The number of clock cycles allocated to each of the processes that constitutes the model
predictive controller, to perform online calculations, is monitored by a finite-state machine
(FSM). The FSM is implemented in a process. Inside the process, a counter cntcycles performs
the state transitions when the clock cycles allocated to a particular process have passed. In
each state of the FSM, a flag that triggers a particular process to perform its calculations is set.
The FSM and the flags set are shown in Figure 5.10.
Stellenbosch University https://scholar.sun.ac.za
CHAPTER 5. FPGA IMPLEMENTATION 86
cntcycles = 1
2 ≤ cntcycles ≤ Np + 1













Figure 5.10: A finite-state machine (FSM) that monitors the number of clock cycles allocated
to the processes that constitute the model predictive controller.
Below is a summary of the processes that constitute the model predictive controller and the
flags used to trigger them:
• P1: Process for loading the reference signals into a global array xref (k).
– flag: start_load_references
• P2: Process for implementing delay compensation.
– flag: start_delay_compensation
• P3: Process for calculating the initial upper bound cost Jini.
– flag: start_cost_algorithm
• P4: Process for implementing the non-recursive MPC algorithm.
– flag: start_mpc_algorithm
One clock cycle is allocated to P1 and P2. The initial upper bound cost Jini calculation
requires Np clock cycles. Thus, P3 is allocated Np clock cycles. Before the non-recursive
MPC algorithm starts to solve the optimization problem, already Np + 1 out of the Tsfclk
clock cycles permitted within a sampling period will have been used. As a result, P4 has to
finalize its calculations within the remaining clock cycles. The number of cycles allocated to
the respective processes are shown in Figure 5.10.
Another counter cntsamples, which is used in the same process as the FSM and in the
processP1, is used to update the reference signals. When the permitted clock cycles allocated
to perform the online calculations have passed, and the optimal switching sequence is found,
cntsamples increments, and the reference signals in the global array are updated. The counter
is reset after all the samples in one period of the second-order harmonic component have been
updated, that is, when cntsamples = TrTs .
The processes that constitute the pulse-width modulator and the HiL simulation process
are always running, in parallel with the model predictive controller.
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5.3.6 VHDL verification
First and foremost, the stand-alone system and the controller are implemented using MAT-
LAB® scripts. For the stand-alone system, the discretized model presented in Section 5.3.3
is used for the implementation, with the same parameters in given Table 4.3. To verify that
the model is correctly implemented, the simulation waveforms produced are compared with
simulations done via MATLAB® Simulink, which are presented in Section 4.3.2.
After that, a HiL simulation of the stand-alone system and the controller are implemented
within the FPGA. In this way, the VHDL implementation of the controller is verified by
comparing the FPGA simulations and the MATLAB® simulations. The sampling interval for
the HiL simulation is chosen as Thil = 1µs, similar to the one used for MATLAB® simula-
tions. For the model predictive controller the sampling interval is Ts = 25µs, unless stated
otherwise. The clock frequency is set to fclk = 20 MHz.
By extending the prediction horizon, the number of possible solutions increases exponen-
tially. Unavoidably, the number of clock cycles required to compute the optimal solution
on the FPGA also increases exponentially. This is illustrated in Figure 5.11. The number
of cycles corresponding to a prediction horizon were approximated using a counter during
the MATLAB® simulations. For Np = 3 and Np = 10, roughly 14 and 2024 clock cycles,
respectively, would be required to complete the online calculations of the non-recursive MPC
algorithm within a sampling period.12
For the MATLAB® simulations, the longest prediction horizon considered was Np = 10.
With that being said, the online calculations of the model predictive controller need to be
performed on the FPGA within a sampling period in Tsfclk = 500 clock cycles to guarantee
optimality. To implement the model predictive controller online for Np = 8 about 510 clock
cycles would be required.12 Therefore, prediction horizons beyondNp = 7 are not considered
for implementation on the FPGA.13

















Figure 5.11: Number of clock cycles approximated in MATLAB®, which will be required to
obtain the optimal solution from the non-recursive MPC algorithm.
12The values are not clearly showing on the figure due the large scale.
13Note that longer horizons can be achieved by increasing the sampling interval Ts, which would require re-
computing some matrices offline. Thereafter, the new matrices are loaded onto the FPGA, which is recompiled.
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For the implementation of the model predictive controller withNp = 7, i.e., the longest hori-
zon considered, only 38 DSP blocks out of the 220 DSP blocks available on the Xilinx FPGA
are used. This shows how effectively the resources were managed during the implementation,
especially by calculating the matrices offline instead of online. Also, for the online calculation
of the initial upper bound cost Jini, the same multipliers are recycled by calculating only one
entry of Jini at every clock cycle. As a result, the resource usage is reduced significantly, how-
ever, at the expense of the time taken to complete the calculations. It can be seen that there is
a trade-off between resources usage and the time taken to implement tasks on the FPGA.
Simulation waveforms
For the prediction horizon of Np = 7, the horizon is split in accordance with the move
blocking strategy with N1 = 5, N2 = 2 and ns = 4. The penalty matrix and the scalar
weighting factor in the cost function are chosen as
Q = diag(250, 90) and λ2 = 10,
respectively, with λu adjusted to obtain an average switching frequency of fsw ≈ 16 kHz. The
same parameters were used for the MATLAB® simulation, for the same prediction horizon.
Figure 5.12 shows a comparison of the inductor current of the boost converter for the
FPGA and MATLAB® simulations. It can clearly be seen that the controller algorithm is
implemented correctly on the FPGA, as both simulations show similar results. It should also
be noted that the simulations are not identical since the controller and the HiL simulation run
in parallel with each other on the FPGA. Whereas in MATLAB®, they run in a non-parallel
manner; the simulation of the stand-alone system is paused when the controller is running,
and vice versa. Another difference worth mentioning is that the MATLAB® simulation has
zero delay compensation, whereas delay compensation is added in the FPGA simulation.
Also, in the FPGA implementation, there are rounding errors.



















































Figure 5.12: FPGA and MATLAB® simulations comparison for the inductor current of the
boost converter forNp = 7. The inductor current for the FPGA and MATLAB® simulations
are denoted by iL(t) and i∗L(t), respectively. The reference ripple current iref (t) is shown by
the black dash dotted line.
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Figure 5.13 shows a comparison of the active capacitor voltage of the boost converter for the
FPGA and MATLAB® simulations. It should be apparent that both simulations are similar;
however, they are not identical, for the same reasons mentioned before.
















Figure 5.13: FPGA and MATLAB® simulations comparison for the active capacitor voltage
of the boost converter forNp = 7. The active capacitor voltage for the FPGA andMATLAB®
simulations are denoted by vc(t) and v∗c (t), respectively. The reference voltage vref (t) is shown
by the black dash dotted line.
Harmonic analysis
To verify whether the controller implemented on the FPGA achieved its main objective of
reducing the ripple current passing though the battery, an FFT analysis is carried out. The
second-order harmonic component i100Hz(t) in the battery current ib(t) obtained from the
HiL simulation is analyzed.
Before the boost converter is turned on the amplitude of I100Hz ≈ 26.30 A, as shown
in Figure 5.14. After the boost converter is turned on, the amplitude of I100Hz = 0.85 A, as
shown in Figure 5.15. It should be apparent that the ripple current passing through the battery
is significantly reduced to approximately 3.2 % of the nominal battery current. Hence, the
practical feasibility of the controller design is verified.


















Figure 5.14: Harmonic amplitude spectrum of the current through the battery ib(t) for the
time before the boost converter is turned on, in the HiL simulation within the FPGA.
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Figure 5.15: Harmonic amplitude spectrum of the current through the battery ib(t) for the
time after the boost converter is turned on, in the HiL simulation within the FPGA.
Performance evaluation of long horizons
In order to perform an analysis on the benefits of long prediction horizons while using the
practical controller executed on the FPGA, the weighting factor λu is adjusted for all the
horizons considered. This is done to attain an average switching frequency of 16 kHz. The
penalty matrix in the cost function are kept the same as
Q = diag(250, 90).
The simulations performed within the FPGA and in MATLAB® for the same horizons are
compared. Table 5.1 shows the amplitude of the second-order harmonic component I100Hz
for all the horizons considered, with Np = 7, as the longest horizon considered. Both the
FPGA and MATLAB® simulations are included in the table.
By analyzing only the results obtained from the FPGA simulations, it can be seen that as
the prediction horizon is extended the ripple current passing through the battery is reduced,
albeit gradually. For Np = 3, the amplitude of the ripple component is slightly higher than
that of Np = 7, i.e., referring to the one with N1 = 5 and N2 = 2 prediction steps.
To analyze the impact of changing the number of prediction steps of the split-horizon in
accordance with the move blocking strategy, Np = 7 is used as an example. It is apparent that
increasing the number of steps of the second part of the horizon, which are sampled more
coarsely, reduced the performance of the controller. Hence, it is recommended to have more
prediction steps for the first part of the horizon, with N1 steps, to ensure high-resolution
sampling of the system.
By comparing both the FPGA and MATLAB® simulation results, it can be seen that the
controller performed better for the MATLAB® simulations, as the amplitude of the second-
order harmonic component is much smaller than that of the FPGA simulations for the various
horizons considered. Nonetheless, the MATLAB® simulations represent the controller based
on a theoretical model. Whereas, the FPGA simulations best describe the real behaviour of
the controller in a practical system. However, in both simulations, the control objective is
met since the ripple current is reduced to less than 10 % of the nominal battery current for
all the horizons considered.
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Table 5.1: FPGA andMATLAB® simulations comparison of the second-order harmonic com-
ponent I100Hz at fsw ≈ 16 kHz for various prediction horizons.
MATLAB® FPGA
Horizon N1 + N2 λu fsw [kHz] I100Hz [A] λu fsw [kHz] I100Hz [A]
Np = 3 2 + 1 10 17.385 1.21 5 17.601 1.65
Np = 4 3 + 1 20 16.005 0.67 25 16.101 1.00
Np = 5 3 + 2 10 15.995 0.69 45 16.101 1.04
Np = 6 4 + 2 30 16.050 0.67 150 16.101 0.98
Np = 7 5 + 2 27 16.100 0.70 250 16.301 0.85
Np = 7 4 + 3 25 16.001 0.73 150 16.051 1.16
5.4 Summary
Due to the computational complexity of the proposed non-recursive MPC algorithm, an
FPGA was chosen based on its increased processing power. In this chapter, a detailed de-
scription of the architecture and physical capabilities of the FPGA board used was given. A
few arithmetic concepts concerning VHDLwere discussed. Also, an insight into the notion of
computational delay compensation was discussed since, in the previous chapters, the idealized
case of predictive control was assumed.
The VHDL implementation of the proposed model predictive controller, which com-
prises the initial upper bound cost calculation algorithm and the non-recursive MPC algo-
rithm, was discussed in great detail. The usage resources on the FPGA was significantly re-
duced by structuring the code efficiently to ensure the possibility of implementing longer pre-
diction horizons. To verify the practical feasibility of the controller design, a HiL simulation
of the stand-alone system was conducted within the FPGA. Furthermore, the implementa-
tion of PWM with unipolar switching was explained for controlling the single-phase dc-to-ac
converter in the HiL simulation.
The simulations were done for different prediction horizons that can achieve steady-state
operation, i.e., prediction horizonsNp > 2. The longest horizon considered wasNp = 7. The
control objective was met since the ripple current passing through the battery was reduced
significantly to roughly 3.2 % of the nominal battery current with the practical controller
on the FPGA. It can be concluded that ripple energy compensation in single-phase dc-to-ac





This chapter concludes the thesis. The main results obtained from the relevant chapters are
summarized. Recommendations for possible future work concerning the research conducted
are discussed.
6.1 Overview of results
To recap the primary objective of this thesis: a dc-to-dc boost converter was connected on the
dc side of a single-phase dc-to-ac converter, in parallel with a battery energy storage system,
for ripple energy compensation. The boost converter semiconductor switches needed to be
manipulated so that the ripple current is directed away from the battery to the active capacitor
of the boost converter, which introduced a control problem. Thus, a control strategy based on
long-horizon direct MPC had to be formulated and verify its feasibility through simulations
in MATLAB® and practically on an FPGA.
6.1.1 Performance evaluation of long prediction horizons
The formulated non-recursive MPC algorithm that incorporates both the branch-and-bound
technique andmove blocking strategy, as optimizationmethods, was successfully implemented
in MATLAB®. The optimal solution of the control algorithm was used to manipulate the
switch positions of a boost converter to compensate for ripple energy in a battery-powered
single-phase dc-to-ac converter that is either connected to the grid or a load (stand-alone).
The pulsating power transfered from the ac side onto the dc side of the single-phase dc-to-ac
converter generates second-order harmonic currents through the dc bus. Therefore, the boost
converter was controlled reduce the generated ripple current passing through the battery so
that it does not exceed 10 % of the nominal battery current. Note that the single-phase dc-to-ac
converter was controlled using PWM with unipolar switching, an open-loop controller.
Due to the non-minimum phase behaviour that boost converters exhibit, controlling the
active capacitor voltage required long prediction horizons so that the controller could predict
beyond the initial voltage drop when increasing the voltage across the active capacitor. For
prediction horizons Np < 3, the system is unstable, which validated the claim that longer
horizons provide performance benefits.
A diverse set of scalar weights λu were considered for different prediction horizons, from
Np = 3 to Np = 10, to attain an average switching frequency of 16 kHz. For both the grid-
connected system and the stand-alone system, the inductor current of the boost converter
closely tracked the given reference ripple current. Thus, one of the primary control objectives
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was met. Ideally, the active capacitor voltage was supposed to track its given time-varying
voltage reference closely. However, it was too sluggish to follow its reference. One reason
for this behaviour was attributed to the voltage reference not being entirely accurate due to
the assumptions made during its derivation. Also, since the control of the inductor current
was prioritized more than that of the active capacitor voltage, the voltage tracking error was
penalized less heavily than the current tracking error in the formulated control law. As a
result, this might have affected the control of the active capacitor voltage.
Nonetheless, a gradual decrease in the ripple current passing through the battery was
observed as the prediction horizon was extended. By analyzing the horizons, Np = 3 and
Np = 10, the shortest and longest horizons considered; for the grid-connected system, the
ripple current was reduced to approximately 4.0 % and 2.4 % of the nominal battery current,
respectively; for the stand-alone system, the ripple current was reduced to approximately
4.6 % and 2.8 % of the nominal battery current, respectively. In both systems, the ripple
current was reduced to less than the maximum allowable ripple current to flow through the
battery. Furthermore, it can be seen that longer prediction horizons did offer significant
performance benefits.
The response time of the controller during transients was examined for the prediction
horizon of Np = 10 using the stand-alone system. It was shown that the controller reacted
quickly to a step-change in the load current with a settling time in the order of 10 ms.
It should be noted that a significant reduction in the capacitance requirements is noticed
for both systems. In the grid-connected system, the capacitance required was reduced by
95.5 %, and in the stand-alone system, it was reduced by 97.5 %.
6.1.2 FPGA implementation
To ensure the practical feasibility of the non-recursive MPC algorithm, a HiL simulation that
assumes the role of a practical system had to be executed on an FPGA. The controller and the
HiL simulation were successfully implemented on the Xilinx XC7Z020-1CLG484C Zynq-
7020 FPGA. The controller comprises the pulse-width modulator and the model predictive
controller, which constitutes an algorithm that computes the initial upper bound cost and the
non-recursive MPC algorithm. Out of the 220 DSP blocks on the host FPGA, only 38 DSP
blocks were used to implement the model predictive controller by carefully structuring the
code.
A verification HiL simulation of the stand-alone system was implemented within the
FPGA with Np = 7 as the longest prediction horizon considered. Using Np = 7, it was
demonstrated that the FPGA simulation waveforms of the inductor current and active capac-
itor voltage of the boost converter are very similar to the MATLAB® simulation waveforms,
with regards to following their given references.
However, it was shown that the FPGA and MATLAB® simulation waveforms were not
exactly identical due to implementation differences. On the FPGA, the HiL simulation and
the controller run in parallel with each other. Conversely, inMATLAB®, when the controller
is running, the simulation of the stand-alone system is paused, and vice versa. Moreover, for
the FPGA implementation, rounding errors exist.
To evaluate the performance benefits of long horizons on the FPGA, simulations were
conducted for different prediction horizons. It was observed that as the prediction horizon
was extended, the ripple current passing through the battery decreased, although gradually.
For Np = 3 and Np = 7, the shortest and longest horizons considered, the ripple current was
reduced to roughly 6.3 % and 3.2 % of the nominal battery current, respectively.
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The FPGA and MATLAB® simulations were compared for different prediction horizons.
The comparison showed that, generally, the MATLAB® simulations performed slightly bet-
ter than the FPGA simulations in terms of ripple energy compensation. This results from
MATLAB® simulations being performed using an idealized setup without any second-order
effects, such as computational delays in the controller implementation.
6.2 Recommendations for future research
6.2.1 Tuning of parameters
A discussion that gives recommendations on the tuning of parameters that affect the system
performance, such as the weighting factors and sampling interval, is presented.
Tracking error
The ability of MPC with reference tracking to incorporate several system variables into a
single cost function and control them concurrently is one of its main advantages. A scalar
weight that is specific to each tracking error term sets the relative importance between the
system variables. To be more specific, in this thesis, the boost converter control prioritized
the inductor current by penalizing its tracking errormore heavily, as it is considered a primary
control objective. It was penalized using the scalar weight λ1. Conversely, less weight was
imposed on the scalar weight λ2, which penalizes the active capacitor voltage tracking error.
To achieve the desired system performance, λ1 and λ2 were determined empirically on a trial-
and-error basis.
The empirical method of obtaining the scalar weights used in this thesis was questionable,
and in general, the method is ambiguous and has known limitations [36]. It does not provide
a systematic approach to settling the trade-off present in designing the weighting factors. As a
result, it poses challenges in designing the control system. For example, during simulations,
it seemed as if the inductor current and active capacitor voltage reference signals contradicted
each other. The reason for that is, whenever the current tracking error was penalized more
heavily, the voltage error did not entirely minimize. Conversely, when the voltage error was
prioritized by penalizing it more heavily than the current error, the inductor current struggled
to follow its reference signal.
The contradiction could be attributed to the overestimation of the importance of the
inductor current control compared to that of the active capacitor voltage, and as a result,
the active capacitor voltage control became challenging. This implies that the two controlled
variables could be of equal importance. Also, the difference in the physical nature of the
inductor current and active capacitor voltage could have led to coupling effects between the
two system variables [30].
It is recommended that the weighting factors be obtained using analytical or numerical
methods since they profoundly influence system performance. In [30], a set of guidelines are
proposed that employ a branch-and-bound method to reduce the uncertainty of choosing the
weighting factors. In [37], algebraic design guidelines of computing the optimal weighting
factor corresponding to each system variable in a cost function are proposed.
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Switching effort
The weighting factor λu that adjusts the switching frequency is also chosen empirically. For a
given horizon, the operating point changes; hence, λu had to be adjusted to attain the desired
switching frequency. Due to this, the process became monotonous. Thus, it is recommended
to use an analytical method to appropriately select the weight on the switching effort, similar
to the analytical expression derived in [37]. At the time of writing this thesis, a suggestion
given in [36] is to avoid adjusting the controlling effort altogether and using a fixed switching
frequency predefined by the sampling interval.
Throughout the simulations carried out in this thesis, only λu was used as the tuning
parameter to adjust the switching frequency. However, the sampling interval also influences
the closed-loop performance of the system. It is recommended that a combination of random
sampling intervals and weighting factors with a wide range be considered to investigate the
performance of the system. A similar approach, referred to as the Monte Carlo simulations,
are used in [31].
By using different sampling intervals, prediction horizons longer than Np = 7 could be
implementedwithin the FPGA.Hence, further analysis of the performance of long prediction
horizons on a practical system could be evaluated.
6.2.2 Active capacitor voltage reference
As mentioned in the previous section, the active capacitor voltage was too sluggish to follow
the given time-varying voltage reference. It is believed that another reason for this is associated
with the initial assumption made when deriving the time-varying voltage reference.
It is assumed that all of the positive ripple current flowing into the boost converter charges
the active capacitor for the derivation. This assumption does not always hold due to the switch
S1 between the inductor and the active capacitor. When the control input u = 0, the switch
S1 is off, and the positive ripple current flows through switch S2. The same is true when the
ripple current is negative, and the active capacitor is discharging through the dc bus.
Thus, it is recommended to derive a reference for the active capacitor voltage that considers
the switching transitions of the boost converter semiconductor switches.
6.2.3 Experimental tests
Since the practical feasibility of long-horizon direct MPC for ripple energy compensation in
a single-phase dc-to-ac converter was only verified through a HiL simulation on an FPGA,
experimental tests on a physical hardware setup should be performed.
It would be interesting also to implement the proposed control strategy on more complex
systems. For example, a cascaded h-bridge multilevel converter, with each converter module
connected to a boost converter in parallel with the dc supply voltage. This could be imple-







Some of the mathematical terms and definitions used in this thesis are briefly explained.
The norm relative to a vector








the vector norm ||x|| is non-negative real value. The 2-norm (or Euclidean norm) of the





A weighted Euclidean norm of a vector
||x||2Q = xTQ x,
whereQ denotes a positive definite matrix.
Positive definite matrix
In linear algebra, a nr × nr matrixQ (i.e., a symmetric matrix) is considered positive definite
if
xTQx > 0,
for every non-zero column vector x ∈ Rnr . Note that xT denotes the transpose of the vector
x. Also, the positive definite matrixQ must have all positive eigenvalues.
A quadratic form can be used to check positive definiteness of a matrix, for example: Let












The quadratic form is f(x) = ax21 + 2bx1x2 + cx22. If the quadratic form is positive for every




Ripple power analysis of a single-phase



























Figure B.1: Single-phase dc-to-ac converter with an RL load and a dc-to-dc boost converter
connected on the dc side, in parallel with the battery energy storage system.
Consider the single-phase dc-to-ac converter with anRL load, denoted byRg andLg, as shown




with the load current
ig(t) = Ig sin(ω1t− φ), (B.2)
where Ig is the amplitude of the load current, ω1 = 2πf1, with f1 as the fundamental frequency
and φ is the phase angle.









It can be noted that in (B.3), the instantaneous power consists of two terms: the dc component
and the undesirable second-order harmonic component.
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The ripple power pulsates at twice the fundamental frequency f1. Inevitably, the ripple power
is transferred from the load side to the dc side and generates second-order harmonic currents,
referred to as the ripple current, through the dc bus. The ripple current flows through the
battery, and as a result causes reliability issues, as explained in Section 2.1.4.
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